参数资料
型号: ADC10030
厂商: National Semiconductor Corporation
英文描述: 10-Bit, 30 MSPS, 125 mW A/D Converter with Internal Sample and Hold
中文描述: 10位,30 MSPS的,125毫瓦的A / D内部采样与保持器
文件页数: 10/17页
文件大小: 417K
代理商: ADC10030
Specification Definitions
(Continued)
positive full scale (1
1
2
LSB above the last code transition).
The deviation of any given code from this straight line is
measured from the center of that code value.
OUTPUT DELAY
is the time delay after the fall of the input
clock before the data update is present at the output pins.
OUTPUT HOLD TIME
is the length of time that the output
data is valid after the fall of the input clock.
PIPELINE DELAY (LATENCY)
is the number of clock cycles
between initiation of conversion and when that data is pre-
sented to the output driver stage. Data for any given sample
is available by the Pipeline Delay plus the Output Delay after
that sample is taken. New data is available at every clock
cycle, but the data lags the conversion by the Pipeline Delay
plus the Output Delay.
PSRR (POWER SUPPLY REJECTION RATIO)
is the ratio
of the change in dc power supply voltage to the resulting
change in Full Scale Error, expressed in dB.
SAMPLING (APERTURE) DELAY or APERTURE TIME
is
that time required after the fall of the clock input for the sam-
pling switch to open. The sample is effectively taken this
amount of time after the fall of the clock input.
Timing Diagram
SIGNAL TO NOISE RATIO (SNR)
is the ratio, expressed in
dB, of the RMS value of the input signal to the RMS value of
other spectral components below half the clock frequency,
not including harmonics or dc.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or
SINAD)
is the ratio, expressed in dB, of the RMS value of the
input signal to the RMS value of all of the other spectral com-
ponents below half the clock frequency, including harmonics
but excluding dc.
SPURIOUS FREE DYNAMIC RANGE (SFDR)
is the differ-
ence, expressed in dB or dBc, between the RMS value of the
input signal and the peak spurious signal, where a spurious
signal is any signal present in the output spectrum that is not
present at the input.
TOTAL HARMONIC DISTORTION (THD)
is the ratio, ex-
pressed in dB, of the RMS total of the first six harmonic com-
ponents, to the RMS value of the input signal.
ZERO SCALE OFFSET ERROR
is the difference between
the ideal input voltage (
1
2
LSB) and the actual input voltage
that just causes a transition from an output code of zero to
an output code of one.
DS101064-15
FIGURE 1. ADC10030 Timing Diagram
A
www.national.com
10
相关PDF资料
PDF描述
ADC10040 ECONOLINE: REC3-S_DRW(Z)/H4,H6 - Safety standards and approval: EN 60950 certified, rated for 250VAV (LVD test report)- Applied for Ul 1950 Component Recognised Certification- 3W DIP Package- 4kVDC & 6kVDC Isolation- Regulated Output- Continuous Short Circiut Protection Auto-Restarting
ADC10040CIMT 10-Bit, 40 MSPS, 3V, 55.5 mW A/D Converter
ADC10040CIMTX 10-Bit, 40 MSPS, 3V, 55.5 mW A/D Converter
ADC1005 10-BIT uP COMPATIBLE A/D CONVERTERS
ADC1005BCJ 10-BIT uP COMPATIBLE A/D CONVERTERS
相关代理商/技术参数
参数描述
ADC10030CIVT 制造商:NSC 制造商全称:National Semiconductor 功能描述:10-Bit, 30 MSPS, 125 mW A/D Converter with Internal Sample and Hold
ADC10030CIVT/NOPB 功能描述:IC ADC 10BIT 32-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 位数:12 采样率(每秒):3M 数据接口:- 转换器数目:- 功率耗散(最大):- 电压电源:- 工作温度:- 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-23-6 包装:带卷 (TR) 输入数目和类型:-
ADC10030EVAL 功能描述:BOARD EVALUATION FOR ADC10030 RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
ADC1003S030 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Single 10 bits ADC, up to 30 MHz, 40 MHz or 50 MHz, with voltage regulator
ADC1003S030/DB 功能描述:数据转换 IC 开发工具 ADC DEMO BOARD RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V