参数资料
| 型号： | ADF4118BRUZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/28页 |
| 文件大小： | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 16-TSSOP |
| 标准包装： | 96 |
| 类型： | 时钟/频率合成器，RF |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 3GHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 2.7 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 管件 |
| 产品目录页面： | 551 (CN2011-ZH PDF) |
| 配用： | EVAL-ADF4118EBZ1-ND - BOARD EVAL FOR ADF4118 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
ADF4116/ADF4117/ADF4118
Rev. D | Page 20 of 28
Fastlock Mode 2 uses the values in the timer counter to
determine the timeout period before reverting to normal
mode operation after fastlock. Fastlock Mode 2 is chosen
by setting DB11 to 1.
The user must also decide how long to keep the high
current (1 mA) active before reverting to low current
(250 μA). This is controlled by the timer counter control
bits, DB14 to DB11 (TC4 to TC1), in the function latch.
The truth table is given in Figure 33.
To program a new output frequency, program the A counter
and B counter latch with new values for A and B. At the
same time, set the CP Gain bit to a 1, which sets the charge
pump to 1 mA for a period of time determined by TC4 to
TC1. When this time is up, the charge pump current
reverts to 250 μA. At the same time, the CP Gain bit in the
A counter and B counter latch is reset to 0 and is ready for
the next time that the user wants to change the frequency.
INITIALIZATION LATCH
When C2 and C1 are both set to 1, the initialization latch is
programmed. This is essentially the same as the function latch
that is programmed when C2, C1 = 1, 0.
However, when the initialization latch is programmed, an
additional internal reset pulse is applied to the R counter and
N counter. This pulse ensures that the N counter is at a load
point when the N counter data is latched and that the device
begins counting in close phase alignment.
If the latch is programmed for synchronous power-down (CE
pin is high; PD1 bit is high; PD2 bit is low), the internal pulse
also triggers this power-down. The prescaler reference and the
oscillator input buffer are unaffected by the internal reset pulse,
so close phase alignment is maintained when counting resumes.
When the first N counter data is latched after initialization, the
internal reset pulse is again activated. However, successive
N counter loads do not trigger the internal reset pulse.
DEVICE PROGRAMMING AFTER
INITIAL POWER-UP
After initial power-up, the device can be programmed by the
initialization latch method, the CE pin method, or the counter
reset method.
Initialization Latch Method
1.
Apply VDD.
2.
Program the initialization latch (11 in 2 LSBs of input
word). Make sure that F1 bit is programmed to 0.
3.
Do an R load (00 in 2 LSBs).
4.
Do an N load (01 in 2 LSBs).
When the initialization latch is loaded, the following occurs:
The function latch contents are loaded.
An internal pulse resets the R, N, and timeout counters to
load state conditions and also three-states the charge pump.
Note that the prescaler band gap reference and the oscillator
input buffer are unaffected by the internal reset pulse, allowing
close phase alignment when counting resumes.
Latching the first N counter data after the initialization
word activates the same internal reset pulse. Successive
N loads do not trigger the internal reset pulse unless there
is another initialization.
CE Pin Method
1.
Apply VDD.
2.
Bring CE low to put the device into power-down. This is an
asynchronous power-down in that it happens immediately.
3.
Program the function latch (10).
4.
Program the R counter latch (00).
5.
Program the N counter latch (01).
6.
Bring CE high to take the device out of power-down.
The R counter and N counter resume counting in close alignment.
Note that after CE goes high, a duration of 1 μs may be required
for the prescaler band gap voltage and oscillator input buffer
bias to reach a steady state.
CE can be used to power up and power down the device to check
for channel activity. The input register does not need to be repro-
grammed each time the device is disabled and enabled, as long
as it is programmed at least once after VCC is initially applied.
Counter Reset Method
1.
Apply VDD.
2.
Do a function latch load (10 in 2 LSBs). As part of this,
load 1 to the F1 bit. This enables the counter reset.
3.
Do an R counter load (00 in 2 LSBs).
4.
Do an N counter load (01 in 2 LSBs).
5.
Do a function latch load (10 in 2 LSBs). As part of this,
load 0 to the F1 bit. This disables the counter reset.
This sequence provides the same close alignment as the initiali-
zation method. It offers direct control over the internal reset.
Note that counter reset holds the counters at load point and
three-states the charge pump, but it does not trigger synchro-
nous power-down. The counter reset method requires an extra
function latch load compared to the initialization latch method.
相关PDF资料 |
PDF描述 |
|---|---|
| ADF4113BRUZ | IC SYNTH PLL RF 4.0GHZ 16-TSSOP |
| VI-BTW-MW-B1 | CONVERTER MOD DC/DC 5.5V 100W |
| X95840UV20IZ-2.7 | IC XDCP QUAD 256TAP 50K 20-TSSOP |
| BU4028B | IC DECODER BCD-TO-DECIMAL DIP16 |
| VE-B4J-IU-B1 | CONVERTER MOD DC/DC 36V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4118BRUZ1 | 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118BRUZ-RL | 功能描述:IC PLL RF FREQ SYNTHESZR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4118BRUZ-RL1 | 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
| ADF4118BRUZ-RL7 | 功能描述:IC PLL RF FREQ SYNTHESZR 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP（0.175"，4.40mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4118BRUZ-RL71 | 制造商:AD 制造商全称:Analog Devices 功能描述:RF PLL Frequency Synthesizers |
发布紧急采购，3分钟左右您将得到回复。