- 您现在的位置：买卖IC网 > PDF目录9097 > ADF4153YCPZ-RL7 (Analog Devices Inc)IC SYNTH FRACT-N FREQ 20-LFCSP PDF资料下载
参数资料
| 型号： | ADF4153YCPZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/24页 |
| 文件大小： | 0K |
| 描述： | IC SYNTH FRACT-N FREQ 20-LFCSP |
| 标准包装： | 1,500 |
| 类型： | 分数 N 合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 4GHz |
| 除法器/乘法器： | 无/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 20-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 20-LFCSP-VQ |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADF4153EBZ1-ND - BOARD EVAL FOR ADF4153 |
Data Sheet
ADF4153
Rev. F | Page 3 of 24
REVISION HISTORY
11/13—Rev. E to Rev. F
Change to ICP Sink/Source Parameter, Table 1 ..............................4
Changes to Ordering Guide...........................................................24
7/12—Rev. D to Rev. E
Updated Outline Dimensions........................................................23
Changes to Ordering Guide...........................................................24
8/10—Rev. C to Rev. D
Changes to Features Section ............................................................1
Changes to Noise Characteristics Parameter, Table 1 ..................5
Changes to Figure 4...........................................................................7
Changes to Ordering Guide...........................................................24
Added Automotive Products Section ...........................................24
10/08—Rev. B to Rev. C
Added Y Version (Throughout)......................................................1
Changes to Ordering Guide...........................................................23
08/05—Rev. A to Rev. B
Changes to Features ..........................................................................1
Changes to Applications...................................................................1
Changes to Specifications.................................................................3
Changes to Absolute Maximum Ratings........................................5
Changes to Figure 7 to Figure 9.......................................................7
Deleted Figure 8 to Figure 10; Renumbered Sequentially ...........8
Deleted Figure 11 and Figure 14; Renumbered Sequentially ......9
Changes to Table 9 ..........................................................................13
Added Initialization Sequence Section ........................................17
Changes to Fastlock with Spurious Optimization Section........18
Inserted Figure 16; Renumbered Sequentially ............................18
Added Spur Mechanisms Section .................................................18
Added Table 11; Renumbered Sequentially.................................18
Added Spur Consistency Section..................................................19
Changes to Phase Resync Section.................................................19
Inserted Figure 17; Renumbered Sequentially ............................19
Deleted Spurious Signals—
Predicting Where They Will Appear Section..............................20
Changes to Figure 19 ......................................................................20
Changes to Figure 20 ......................................................................21
Added Applications Section ..........................................................21
Changes to Figure 22 Caption .......................................................22
Changes to Ordering Guide...........................................................22
1/04—Rev. 0 to Rev. A
Renumbered Figures and Tables ...................................... Universal
Changes to Specifications.................................................................3
Changes to Pin Function Description............................................7
Changes to RF Power-Down Section ...........................................17
Changes to PCB Design Guidelines for Chip Scale
Package Section ...............................................................................21
Updated Outline Dimensions........................................................22
Updated Ordering Guide ...............................................................22
7/03—Revision 0: Initial Version
相关PDF资料 |
PDF描述 |
|---|---|
| ISPPAC-CLK5304S-01T48I | IC BUFFER FANOUT ISP UNIV 48TQFP |
| X9401YS24I-2.7 | IC XDCP QUAD 64-TAP 2.5K 24-SOIC |
| VE-251-MW-S | CONVERTER MOD DC/DC 12V 100W |
| ISPPAC-CLK5304S-01TN48I | IC CLOCK PROGRAM BUFFER 48TQFP |
| X9401WV24T1 | IC XDCP QUAD 64-TAP 10K 24-TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4153YRUZ | 功能描述:IC SYNTH PLL RF F-N FREQ 16TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4153YRUZ-RL | 功能描述:IC SYNTH FRACT-N FREQ 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4153YRUZ-RL7 | 功能描述:IC SYNTH FRACT-N FREQ 16-TSSOP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
| ADF4154 | 制造商:AD 制造商全称:Analog Devices 功能描述:Fractional-N Frequency Synthesizer |
| ADF4154BCP | 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 20-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:FRACTIONAL-N SYNTH. W/FASTLOCK COUNTER - Bulk |
发布紧急采购，3分钟左右您将得到回复。