- 您现在的位置：买卖IC网 > PDF目录9218 > ADF4154BRUZ-RL7 (Analog Devices Inc)IC FRACTION-N FREQ SYNTH 16TSSOP PDF资料下载
参数资料
| 型号： | ADF4154BRUZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/24页 |
| 文件大小： | 0K |
| 描述： | IC FRACTION-N FREQ SYNTH 16TSSOP |
| 标准包装： | 1,000 |
| 类型： | 分数 N 合成器（RF） |
| PLL： | 是 |
| 输入： | CMOS，TTL |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:1 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 4GHz |
| 除法器/乘法器： | 无/是 |
| 电源电压： | 2.7 V ~ 3.3 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 16-TSSOP |
| 包装： | 带卷 (TR) |
| 配用： | EVAL-ADF4154EBZ1-ND - BOARD EVALUATION FOR ADF4154EB1 |
| 其它名称： | ADF4154BRUZ-RL7-ND ADF4154BRUZ-RL7TR |
Data Sheet
ADF4154
Rev. C | Page 17 of 24
RF Charge Pump Three-State
This bit (DB3) puts the charge pump into three-state mode when it
is programmed to 1. For normal operation, it should be set to 0.
RF Power-Down
DB4 on the ADF4154 provides the programmable power-down
mode. Setting Bit DB4 to 1 powers down the device. Setting
Bit DB4 to 0 returns the synthesizer to normal operation. While
in software power-down mode, the part retains all information
in its registers. Only when supplies are removed are the register
contents lost.
When a power-down is activated, the following events occur:
1. All active dc current paths are removed.
2. The synthesizer counters are forced to their load
state conditions.
3. The charge pump is forced into three-state mode.
4. The digital lock detect circuitry is reset.
5. The RFIN input is debiased.
6. The input register remains active and capable of loading
and latching data.
Lock Detect Precision (LDP)
When the LDP bit (DB5) is programmed to 0, 24 consecutive
reference cycles of 15 ns must occur before the digital lock detect is
set. When this bit is programmed to 1, 40 consecutive reference
cycles of 15 ns must occur before digital lock detect is set.
Phase Detector Polarity
DB6 sets the phase detector polarity. When the VCO characteristics
are positive, this bit should be set to 1. When they are negative,
this bit should be set to 0.
Charge Pump (CP) Current Setting and CP/2
DB7, DB8, DB9, and DB10 set the charge pump current, which
should be set according to the loop filter design (see Table 9).
REFIN Doubler
Setting the REFIN doubler bit (DB11) to 0 feeds the REFIN signal
directly to the 4-bit R-counter, which disables the doubler.
Setting the REFIN doubler bit to 1 multiplies the REFIN frequency
by a factor of 2 before feeding into the 4-bit R-counter. When
the doubler is disabled, the REFIN falling edge is the active edge
at the PFD input to the fractional synthesizer. When the doubler
is enabled, both the rising and falling edges of REFIN become
active edges at the PFD input.
When the doubler is enabled and the lowest spur mode is
chosen, the in-band phase noise performance is sensitive to the
REFIN duty cycle. The phase noise degradation can be as much
as 5 dB for the REFIN duty cycles outside a 45% to 55% range.
The phase noise is insensitive to the REFIN duty cycle in the
lowest noise mode and in the lowest noise and spur mode. The
phase noise is insensitive to the REFIN duty cycle when the
doubler is disabled.
The maximum allowed REFIN frequency when the doubler is
enabled is 30 MHz.
NOISE AND SPUR REGISTER, R3
The on-chip noise and spur register is programmed by setting
R3 [1, 0] to [1, 1].
Table 10 shows the input data format for programming this
register.
Noise and Spur Mode
Noise and spur mode allows the user to optimize a design either
for improved spurious performance or for improved phase noise
performance. When the lowest spur setting is chosen, dither is
enabled. This randomizes the fractional quantization noise so
that it looks more like white noise than spurious noise, meaning
that the part is optimized for improved spurious performance.
This operation is typically used when the PLL closed-loop band-
width is wide for fast-locking applications. A wide-loop bandwidth
is defined as a loop bandwidth greater than 1/10 of the RFOUT
channel step resolution (fRES). A wide-loop filter does not attenuate
the spurs to a level that a narrow-loop bandwidth would. When
the low noise and spur setting is enabled, dither is disabled.
This optimizes the synthesizer to operate with improved noise
performance. However, the spurious performance is degraded
in this mode compared with the lowest spur setting. To further
improve noise performance, the lowest noise setting option can
be used, which reduces the phase noise. As well as disabling the
dither, it ensures that the charge pump operates in an optimum
region for noise performance. This setting is extremely useful if
a narrow-loop filter bandwidth is used. The synthesizer ensures
extremely low noise, and the filter attenuates the spurs. The
typical performance characteristics show the trade-offs in a
typical WCDMA setup for different noise and spur settings.
RESERVED BITS
These bits should be set to 0 for normal operation.
相关PDF资料 |
PDF描述 |
|---|---|
| SY100EL57ZG | IC MULTIPLXR 4:1/2:1 DIFF 16SOIC |
| VE-JT4-MZ-S | CONVERTER MOD DC/DC 48V 25W |
| SY100EP57VK4G TR | IC MUX DIFF 4:1 3.3V/5V 20-TSSOP |
| ISL22424UFV14Z | IC POT DGTL 256TP LN LP 14-TSSOP |
| VE-JVN-MZ-S | CONVERTER MOD DC/DC 18.5V 25W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADF4155BCPZ | 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 类型:* PLL:是 输入:LVDS，LVPECL 输出:时钟 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:4GHz 分频器/倍频器:是/无 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
| ADF4155BCPZ-RL7 | 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:有效 类型:* PLL:是 输入:LVDS，LVPECL 输出:时钟 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/无 频率 - 最大值:4GHz 分频器/倍频器:是/是 电压 - 电源:3.135 V ~ 3.465 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1,500 |
| ADF4156 | 制造商:AD 制造商全称:Analog Devices 功能描述:6 GHz Fractional-N Frequency Synthesizer |
| ADF4156BCPZ | 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:2,000 系列:- 类型:PLL 频率合成器 PLL:是 输入:晶体 输出:时钟 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:无/无 频率 - 最大:1GHz 除法器/乘法器:是/无 电源电压:4.5 V ~ 5.5 V 工作温度:-20°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-LSSOP（0.175"，4.40mm 宽） 供应商设备封装:16-SSOP 包装:带卷 (TR) 其它名称:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4156BCPZ-RL | 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 时钟发生器，PLL，频率合成器 系列:- 标准包装:1,000 系列:Precision Edge® 类型:时钟/频率合成器 PLL:无 输入:CML，PECL 输出:CML 电路数:1 比率 - 输入:输出:2:1 差分 - 输入:输出:是/是 频率 - 最大:10.7GHz 除法器/乘法器:无/无 电源电压:2.375 V ~ 3.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:16-VFQFN 裸露焊盘，16-MLF? 供应商设备封装:16-MLF?（3x3） 包装:带卷 (TR) 其它名称:SY58052UMGTRSY58052UMGTR-ND |
发布紧急采购，3分钟左右您将得到回复。