- 您现在的位置：买卖IC网 > PDF目录15575 > ADM6823ZYRJZ-RL7 (Analog Devices Inc)IC SUPERVISOR W/MR 2.32V SOT23-5 PDF资料下载
参数资料
| 型号： | ADM6823ZYRJZ-RL7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 9/12页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR W/MR 2.32V SOT23-5 |
| 标准包装： | 1 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 推挽式，图腾柱 |
| 复位： | 低有效 |
| 复位超时： | 最小为 140 ms |
| 电压 - 阀值： | 2.32V |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | SC-74A，SOT-753 |
| 供应商设备封装： | SOT-23-5 |
| 包装： | 标准包装 |
| 其它名称： | ADM6823ZYRJZ-RL7DKR |
ADM6821/ADM6822/ADM6823/ADM6824/ADM6825
CIRCUIT DESCRIPTION
The ADM682x provide microprocessor supply voltage
supervision by controlling the microprocessor’s reset input.
Code execution errors are avoided during power-up, power-
down, and brownout conditions by asserting a reset signal when
the supply voltage is below a preset threshold. In addition, the
ADM682x allow supply voltage stabilization with a fixed
timeout before the reset deasserts after the supply voltage rises
above the threshold.
Problems with microprocessor code execution can be
monitored and corrected with a watchdog timer (ADM6821/
ADM6822/ADM6823/ADM6824). When watchdog strobe
instructions are included in microprocessor code, a watchdog
timer detects if the microprocessor code breaks down or
becomes stuck in an infinite loop. If this happens, the watchdog
timer asserts a reset pulse, which restarts the microprocessor in
a known state.
If the user detects a problem with the system’s operation,
a manual reset input is available (ADM6821/ADM6822/
ADM6823/ADM6825) to reset the microprocessor by means
of an external push-button, for example.
RESET OUTPUT
The ADM6821 features an active-high push-pull reset output.
The ADM6822 features an active-low open-drain reset output,
while the ADM6823 features an active-low push-pull output.
The ADM6824/ADM6825 feature dual active-low and active-
high push-pull reset outputs. For active-low and active-high
outputs, the reset signal is guaranteed to be logic low and logic
high, respectively, for V CC down to 1 V.
The reset output is asserted when V CC is below the reset
threshold (V TH ), when MR is driven low, or when WDI is not
serviced within the watchdog timeout period (t WD ). Reset
MANUAL RESET INPUT
The ADM6821/ADM6822/ADM6823/ADM6825 feature a
manual reset input (MR), which, when driven low, asserts the
reset output. When MR transitions from low to high, reset
remains asserted for the duration of the reset active timeout
period before deasserting. The MR input has a 50 kΩ internal
pull-up so that the input is always high when unconnected. An
external push-button switch can be connected between MR and
ground so that the user can generate a reset. Debounce circuitry
is integrated on-chip for this purpose. Noise immunity is
provided on the MR input, and fast, negative-going transients of
up to 100 ns (typ) are ignored. A 0.1 μF capacitor between MR
and ground provides additional noise immunity.
WATCHDOG INPUT
The ADM6821/ADM6822/ADM6823/ADM6824 feature a
watchdog timer, which monitors microprocessor activity. A
timer circuit is cleared with every low-to-high or high-to-low
logic transition on the watchdog input pin (WDI), which
detects pulses as short as 50 ns. If the timer counts through the
preset watchdog timeout period (t WD ), reset is asserted. The
microprocessor is required to toggle the WDI pin to avoid
being reset. Failure of the microprocessor to toggle WDI within
the timeout period therefore indicates a code execution error,
and the reset pulse generated restarts the microprocessor in a
known state.
In addition to logic transitions on WDI, the watchdog timer is
also cleared by a reset assertion due to an undervoltage condi-
tion on V CC or MR being pulled low. When reset is asserted, the
watchdog timer is cleared and does not begin counting again
until reset deassserts. The watchdog timer can be disabled by
leaving WDI floating or by three-stating the WDI driver.
remains asserted for the duration of the reset active timeout
period (t RP ) after V CC rises above the reset threshold, after MR
V CC
V CC
1V
V TH
transitions from low to high, or after the watchdog timer times
out. Figure 14 shows the reset outputs.
RESET
0V
V CC
0V
t RP
t WD
t RD
V CC
V CC
1V
0V
V TH
V TH
WDI
V CC
0V
V CC
Figure 15. Watchdog Timing Diagram
RESET
0V
V CC
t RP
t RD
RESET
1V
0V
t RP
t RD
Figure 14. Reset Timing Diagram
Rev. 0 | Page 9 of 12
相关PDF资料 |
PDF描述 |
|---|---|
| ISC1210BN10NM | INDUCTOR WW 10NH 20% 1210 |
| H2BXT-10102-V4-ND | JUMPER-H1500TR/A2015V/X 2" |
| EBC13DRYI-S93 | CONN EDGECARD 26POS DIP .100 SLD |
| V48C3V3E75BG2 | CONVERTER MOD DC/DC 3.3V 75W |
| H2BXT-10102-N4-ND | JUMPER-H1500TR/A2015N/X 2" |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM6824 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Voltage Supervisory Circuits with Watchdog & Manual Reset in 5-Lead SOT-23 |
| ADM6824LART-RL | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Voltage Supervisory Circuits with Watchdog & Manual Reset in 5-Lead SOT-23 |
| ADM6824LART-RL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Voltage Supervisory Circuits with Watchdog & Manual Reset in 5-Lead SOT-23 |
| ADM6824MART-RL | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Voltage Supervisory Circuits with Watchdog & Manual Reset in 5-Lead SOT-23 |
| ADM6824MART-RL7 | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Voltage Supervisory Circuits with Watchdog & Manual Reset in 5-Lead SOT-23 |
发布紧急采购，3分钟左右您将得到回复。