- 您现在的位置：买卖IC网 > PDF目录15385 > ADM692AN (Analog Devices Inc)IC SUPER MPU 4.4 100MA WD 8DIP PDF资料下载
参数资料
| 型号： | ADM692AN |
| 厂商： | Analog Devices Inc |
| 文件页数： | 4/16页 |
| 文件大小： | 0K |
| 描述： | IC SUPER MPU 4.4 100MA WD 8DIP |
| 产品培训模块： | Voltage Supervisor 101 |
| 标准包装： | 50 |
| 类型： | 备用电池电路 |
| 监视电压数目： | 1 |
| 输出： | 推挽式，图腾柱 |
| 复位： | 低有效 |
| 复位超时： | 最小为 35 ms |
| 电压 - 阀值： | 4.4V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 8-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 8-PDIP |
| 包装： | 管件 |
ADM690–ADM695
PIN FUNCTION DESCRIPTION
Mnemonic
V CC
V BATT
V OUT
GND
RESET
WDI
PFI
PFO
CE IN
CE OUT
BATT ON
LOW LINE
RESET
OSC SEL
OSC IN
WDO
Function
Power Supply Input: +5 V Nominal.
Backup Battery Input. Connect to Ground if a backup battery is not used.
Output Voltage, V CC or V BATT is internally switched to V OUT depending on which is at the highest potential. V OUT
can supply up to 100 mA to power CMOS RAM. Connect V OUT to V CC if V OUT and V BATT are not used.
0 V. Ground reference for all signals.
Logic Output. RESET goes low if
1. V CC falls below the Reset Threshold
2. V CC falls below V BATT
3. The watchdog timer is not serviced within its timeout period.
The reset t hreshol d is typically 4.65 V for the ADM690/ADM691/ADM694/ADM695 and 4.4 V for the ADM692 and
ADM693. RESET remains low for 50 ms (ADM690/ADM691/ADM692/ADM693) or 200 ms (ADM694/ADM695)
after V CC returns above the threshold. RESET also goes low for 50 (200) ms if the watchdog timer is enabled but not
serviced within its timeout period. The RESET pulse width can be adjusted on the ADM691/ADM693/ADM695 as
shown in Table I. The RESET output has an internal 3 μ A pull up, and can either connect to an open collector
Reset bus or directly drive a CMOS gate without an external pull-up resistor.
Watchdog Input. WDI is a three level input. If WDI remains either high or low for longer than the watchdog timeout
period, RESET pulses low and WDO goes low. The timer resets with each transition on the WDI line. The watchdog
timer may be disabled if WDI is left floating or is driven to midsupply.
Power Fail Input. PFI is the noninverting input to the Power Fail Comparator when PFI is less than 1.3 V, PFO
goes low. Connect PFI to GND or V OUT when not used.
Power Fail Output. PFO is the output of the Power Fail Comparator. It goes low when PFI is less than 1.3 V. The
comparator is turned off and PFO goes low when V CC is below V BATT .
Logic Input. The input to the CE gating circuit. Connect to GND or V OUT if not used.
Logic Output. CE OUT is a gated version of the CE IN signal. CE OUT tracks CE IN when V CC is above the reset
threshold. If V CC is below the reset threshold, CE OUT is forced high. See Figures 5 and 6.
Logic Output. BATT ON goes high when V OUT is internally switched to the V BATT input. It goes low when V OUT
is internally switched to V CC . The output typically sinks 35 mA and can directly drive the base of an external
PNP transistor to increase the output current above the 100 mA rating of V OUT .
Logic Output. LOW LINE goes low when V CC falls below the reset threshold. It returns high as soon as V CC rises
above the reset threshold.
Logic Output. RESET is an active high output. It is the inverse of RESET .
Logic Oscillator Select Input. When OSC SEL is unconnected (floating) or driven high, the internal oscillator sets
the reset active time and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN,
is enabled. OSC SEL has a 3 μ A internal pull up, (see Table I).
Oscillator Logic Input. With OSC SEL low, OSC IN can be driven by an external clock signal or an external
capacitor can be connected between OSC IN and GND. This sets both the reset active pulse timing and the watch-
dog timeout period (see Table I and Figure 4). With OSC SEL high or floating, the internal oscillator is enabled
and the reset active time is fixed at 50 ms typ. (ADM691/ADM693) or 200 ms typ (ADM695). In this mode the
OSC IN pin selects between fast (100 ms) and slow (1.6 s) watchdog timeout periods. In both modes, the timeout
period immediately after a reset is 1.6 s typical.
Logic Output. The Watchdog Output, WDO , goes low if WDI remains either high or low for longer than the
watchdog timeout period. WDO is set high by the next transition at WDI. If WDI is unconnected or at midsupply,
the watchdog timer is disabled and WDO remains high. WDO also goes high when LOW LINE goes low.
–4 –
REV. A
相关PDF资料 |
PDF描述 |
|---|---|
| UPJ1C222MHD6 | CAP ALUM 2200UF 16V 20% RADIAL |
| ECM40DTKI | CONN EDGECARD 80POS DIP .156 SLD |
| UPJ1A332MHD6 | CAP ALUM 3300UF 10V 20% RADIAL |
| GBE40DHFR | CONN CARDEDGE 80POS 1MM SMD |
| GSM12DTMI | CONN EDGECARD 24POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADM692ANZ | 功能描述:IC SUPERVISOR MPU 4.4V WD 8DIP RoHS:是 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 其它有关文件:STM6717 View All Specifications 标准包装:1 系列:- 类型:多压监控器 监视电压数目:2 输出:开路漏极或开路集电极 复位:低有效 复位超时:最小为 600 ms 电压 - 阀值:1.11V，3.075V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SC-74A，SOT-753 供应商设备封装:SOT-23-5 包装:Digi-Reel® 产品目录页面:1194 (CN2011-ZH PDF) 其它名称:497-7019-6 |
| ADM692ANZ | 制造商:Analog Devices 功能描述:IC SUPERVISORY CIRCUIT |
| ADM692AQ | 制造商:AD 制造商全称:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
| ADM692SQ | 功能描述:IC SUPERVISOR MPU 4.4V WD 8CDIP RoHS:否 类别:集成电路 (IC) >> PMIC - 监控器 系列:- 标准包装:1 系列:- 类型:简单复位/加电复位 监视电压数目:1 输出:开路漏极或开路集电极 复位:高有效 复位超时:- 电压 - 阀值:1.8V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:6-TSOP（0.059"，1.50mm 宽）5 引线 供应商设备封装:5-TSOP 包装:剪切带 (CT) 其它名称:NCP301HSN18T1GOSCT |
| ADM693 | 制造商:AD 制造商全称:Analog Devices 功能描述:Microprocessor Supervisory Circuits |
发布紧急采购，3分钟左右您将得到回复。