参数资料
| 型号： | ADN2892ACPZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 2/16页 |
| 文件大小： | 0K |
| 描述： | IC AMP LIM 16LFCSP |
| 标准包装： | 5,000 |
| 放大器类型： | 限制 |
| 电路数： | 1 |
| 输出类型： | 差分 |
| -3db带宽： | 1.5GHz |
| 电压 - 输入偏移： | 100µV |
| 电流 - 电源： | 48mA |
| 电压 - 电源，单路/双路(±)： | 2.9 V ~ 3.6 V |
| 工作温度： | -40°C ~ 95°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 16-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 16-LFCSP-VQ |
| 包装： | 带卷 (TR) |
ADN2892
Data Sheet
THEORY OF OPERATION
LIMITING AMPLIFIER
Input Buffer
The ADN2892 limiting amplifier provides differential
inputs (PIN/NIN), each with a single-ended, on-chip 50
termination. The amplifier can accept either dc-coupled or
ac-coupled signals; however, an ac-coupled signal is
recommended. Using a dc-coupled signal, the amplifier
needs a nominal VCC 0.7 V common-mode voltage and
±0.5 V headroom. If the input common-mode voltage is 2.4 V,
the available headroom is reduced down to ±0.3 V.
The ADN2892 limiting amplifier is a high gain device. It is
susceptible to dc offsets in the signal path. The pulse width
distortion presented in the NRZ data or a distortion generated
by the TIA may appear as dc offset or a corrupted signal to the
ADN2892 inputs. An internal offset correction loop can
compensate for certain levels of offset.
CML Output Buffer
The ADN2892 provides differential CML outputs, OUTP and
OUTN. Each output has an internal 50 termination to VCC.
LOSS-OF-SIGNAL (LOS) DETECTOR
The on-chip LOS circuit drives LOS to logic high when the
input signal level falls below a user-programmable threshold.
The threshold level can be set anywhere from 3.5 mV p-p to
35 mV p-p typical by a resistor connected between the
THRADJ pin and VEE. See Figure 6 and Figure 7 for the LOS
threshold vs. THRADJ. The ADN2892 LOS circuit has an
electrical hysteresis greater than 2.5 dB to prevent chatter at the
LOS signal. The LOS output is an open-collector output that
must be pulled up externally with a 4.7 k to 10 k resistor.
RECEIVED SIGNAL STRENGTH INDICATOR (RSSI)
The ADN2892 has an on-chip, RSSI circuit. By monitoring the
current supplied to the photodiode, the RSSI circuit provides an
accurate, average power measurement. The output of the RSSI is
a current that is directly proportional to the average amount of
PIN photodiode current. Placing a resistor between the
RSSI_OUT pin and GND converts the current to a GND
referenced voltage. This function eliminates the need for
external RSSI circuitry for SFF-8472-compliant optical
receivers. For more information, see Figure 12 to Figure 16.
Connect the PD_VCC, PD_CATHODE, and RSSI_OUT pins to
AVCC to disable the RSSI feature.
SQUELCH MODE
Driving the SQUELCH input to logic high disables the limiting
amplifier outputs. Using LOS output to drive the SQUELCH
input, the limiting amplifier outputs stop toggling anytime a
signal input level to the limiting amplifier drops below the
programmed LOS threshold.
The SQUELCH pin has a 100 k, internal pull-down resistor.
BW_SEL (BANDWIDTH SELECTION) MODE
Driving the BW_SEL input signal to logic high, the amplifier
provides a 3.8 GHz bandwidth. Driving the BW_SEL input
signal to logic low, the amplifier accepts input signals through a
1.5 GHz, 2-pole, low-pass filter that improves receiving
sensitivity.
The low-pass filter reduces the possible relaxation oscillation of
low speed, low cost laser source by limiting the input signal
bandwidth.
The BW_SEL pin has a 100 k, on-chip pull-up resistor. Setting
the BW_SEL pin open disables the low-pass filter.
LOS_INV (LOSE OF SIGNAL_INVERT) MODE
Some applications, such as SFF, need the LOS assertion and
deassertion voltage reversed. When the LOS_INV pin is pulled
to logic high, the LOS output assertion is pulled down to
electrical low.
The LOS_INV pin has a 100 k on-chip, pull-down resistor.
Rev. B | Page 10 of 16
相关PDF资料 |
PDF描述 |
|---|---|
| 0034.6018 | FUSE 2.5A 250V FAST 4.3MM PCB |
| AD8044ARZ-14-REEL | IC OPAMP VF R-R QUAD LP 14SOIC |
| 0001.1016 | FUSE 16A 250V 5X20 FAST-ACT CERM |
| F0402E1R50FSTR | FUSE 1.50A 32V FAST THIN 0402 |
| AD822BRZ-REEL | IC OPAMP GP R-R 1.9MHZ LP 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN2892ACPZ-RL7 | 功能描述:IC AMP LIM 16LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| ADN2893ACPZ | 功能描述:IC AMP 4.25GBPS LIMITING 16LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:2,500 系列:Excalibur™ 放大器类型:J-FET 电路数:1 输出类型:- 转换速率:45 V/µs 增益带宽积:10MHz -3db带宽:- 电流 - 输入偏压:20pA 电压 - 输入偏移:490µV 电流 - 电源:1.7mA 电流 - 输出 / 通道:48mA 电压 - 电源，单路/双路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商设备封装:8-SOIC 包装:带卷 (TR) |
| ADN2893ACPZ-R7 | 功能描述:IC AMP 4.25GBPS LIMITING 16LFCSP RoHS:是 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:50 系列:- 放大器类型:J-FET 电路数:2 输出类型:- 转换速率:13 V/µs 增益带宽积:3MHz -3db带宽:- 电流 - 输入偏压:65pA 电压 - 输入偏移:3000µV 电流 - 电源:1.4mA 电流 - 输出 / 通道:- 电压 - 电源，单路/双路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作温度:-40°C ~ 85°C 安装类型:通孔 封装/外壳:8-DIP（0.300"，7.62mm） 供应商设备封装:8-PDIP 包装:管件 |
| ADN2905ACPZ | 功能描述:IC CLK/DATA REC 10.3GBPS 24LFCSP 制造商:analog devices inc. 系列:- 包装:托盘 零件状态:有效 PLL:是 主要用途:以太网 输入:CML 输出:CML 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:是/是 频率 - 最大值:10.3Gbps 电压 - 电源:1.14 V ~ 3.63 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
| ADN2905ACPZ-RL7 | 功能描述:IC CLK/DATA REC 10.3GBPS 24LFCSP 制造商:analog devices inc. 系列:- 包装:剪切带（CT） 零件状态:有效 PLL:是 主要用途:以太网 输入:CML 输出:CML 电路数:1 比率 - 输入:输出:1:1 差分 - 输入:输出:是/是 频率 - 最大值:10.3Gbps 电压 - 电源:1.14 V ~ 3.63 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:24-WFQFN 裸露焊盘，CSP 供应商器件封装:24-LFCSP-WQ（4x4） 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。