- 您现在的位置：买卖IC网 > PDF目录16426 > ADN4605-EVALZ (Analog Devices Inc)BOARD EVAL FOR ADN4605 PDF资料下载
参数资料
| 型号： | ADN4605-EVALZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 28/56页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADN4605 |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | Q6984339 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
ADN4605
Data Sheet
Rev. A | Page 34 of 56
I2C DATA READ
To read data from the ADN4605 register set, a microcontroller,
or any other I2C master needs to send the appropriate control
signals to the ADN4605 slave device. The steps are listed below;
the signals are controlled by the I2C master unless otherwise
specified. A diagram of the procedure is shown in Figure 47.
1. Send a start condition (while holding the SCL line high, pull
the SDA line low).
2. Send the ADN4605 part address (seven bits) whose bits are
controlled by the input pins ADDR[7:1]. This transfer
should be MSB first.
3. Send the write indicator bit (0).
4. Wait for the ADN4605 to acknowledge the request.
5. Send the register address (eight bits) from which data is
to be read. This transfer should be MSB first. The register
address is kept in memory in the ADN4605 until the part
is reset or the register address is written over with the same
procedure (Step 1 to Step 6).
6. Wait for the ADN4605 to acknowledge the request.
7. Send a repeated start condition (while holding the SCL line
high, pull the SDA line low).
8. Send the ADN4605 part address (seven bits) whose bits are
controlled by the input pins ADDR[7:1]. This transfer
should be MSB first.
9. Send the read indicator bit (1).
10. Wait for the ADN4605 to acknowledge the request.
11. The ADN4605 then serially transfers the data (eight bits)
held in the register indicated by the address set in Step 5.
12. Acknowledge the data.
13. Do one or more of the following:
a.
Send a stop condition (while holding the SCL line high
pull the SDA line high) and release control of the bus.
b.
Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of the write procedure (see the I2C Data
Write section) to perform a write.
c.
Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 2 of this procedure to perform a read from
another address.
d.
Send a repeated start condition (while holding the
SCL line high, pull the SDA line low) and continue
with Step 8 of this procedure to perform a read from
the same address.
The ADN4605 read process is shown in Figure 47. The SCL
signal is shown along with a general read operation and a
specific example. In the example, Data 0x49 is read from
Address 0x6D of an ADN4605 part with a part address of 0x92.
The part address is seven bits wide and is composed of the
ADN4605 (ADDR[7:1]). In this example, the ADDR{1:0] bits
are set to b01.
In Figure 47, the corresponding step number is visible in the
circle under the waveform. The SCL line is driven by the I2C
master and never by the ADN4605 slave. As for the SDA line,
the data in the shaded polygons is driven by the ADN4605,
whereas the data in the nonshaded polygons is driven by the I2C
master. The end phase case shown is that of Step13a.
Note that the SDA line only changes when the SCL line is low,
except for the case of sending a start, stop, or repeated start
condition, as in Step 1, Step 7, and Step 13. In Figure 47, A is
the same as ACK. Equally, Sr represents a repeated start where
the SDA line is brought high before SCL is raised. SDA is then
dropped while SCL is still high.
SCL
SDA
EXAMPLE
1
2
3
4
5
6
7
8
9
10
11
12
13a
b10010
A
Sr
DATA
A
STOP
REGISTER ADDR
START
ADDR
[1:0]
ADDR
[1:0]
b10010
R/
W
A
R/
W
09796-
014
Figure 47. I2C Read Diagram
相关PDF资料 |
PDF描述 |
|---|---|
| M3DDA-5018R | IDC CABLE - MKR50A/MC50M/MKR50A |
| VI-J0B-EX | CONVERTER MOD DC/DC 95V 75W |
| VI-J04-EX | CONVERTER MOD DC/DC 48V 75W |
| GEA31DTMN | CONN EDGECARD 62POS R/A .125 SLD |
| VI-J03-EX | CONVERTER MOD DC/DC 24V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN4612 | 制造商:AD 制造商全称:Analog Devices 功能描述:11.3 Gbps 12X12 Digital Crosspoint |
| ADN4612ACPZ | 功能描述:模拟和数字交叉点 IC 12X12 Digital Crosspoint X-Grade RoHS:否 制造商:Micrel 配置:2 x 2 封装 / 箱体:MLF-16 数据速率:10.7 Gbps 输入电平:CML, LVDS, LVPECL 输出电平:CML 电源电压-最大:3.6 V 电源电压-最小:2.375 V 最大工作温度:+ 85 C 最小工作温度:- 40 C 产品:Digital Crosspoint 封装:Tube |
| ADN4650BRSZ | 功能描述:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/μs CMTI 20-SSOP (0.209", 5.30mm Width) 制造商:analog devices inc. 系列:iCoupler? 包装:托盘 零件状态:在售 技术:磁耦合 类型:通用 隔离式电源:无 通道数:2 输入 - 输入侧 1/输入侧 2:2/0 通道类型:单向 电压 - 隔离:3750Vrms 共模瞬态抗扰度（最小值）:25kV/μs 数据速率:600Mbps 传播延迟 tpLH / tpHL（最大值）:4.5ns，4.5ns 脉宽失真（最大）:- 上升/下降时间（典型值）:350ps，350ps（最大） 电压 - 电源:2.375 V ~ 2.625 V 工作温度:-40°C ~ 125°C 封装/外壳:20-SSOP（0.209"，5.30mm 宽） 供应商器件封装:20-SSOP 标准包装:66 |
| ADN4650BRSZ-RL7 | 功能描述:General Purpose Digital Isolator 3750Vrms 2 Channel 600Mbps 25kV/μs CMTI 20-SSOP (0.209", 5.30mm Width) 制造商:analog devices inc. 系列:iCoupler? 包装:剪切带（CT） 零件状态:在售 技术:磁耦合 类型:通用 隔离式电源:无 通道数:2 输入 - 输入侧 1/输入侧 2:2/0 通道类型:单向 电压 - 隔离:3750Vrms 共模瞬态抗扰度（最小值）:25kV/μs 数据速率:600Mbps 传播延迟 tpLH / tpHL（最大值）:4.5ns，4.5ns 脉宽失真（最大）:- 上升/下降时间（典型值）:350ps，350ps（最大） 电压 - 电源:2.375 V ~ 2.625 V 工作温度:-40°C ~ 125°C 封装/外壳:20-SSOP（0.209"，5.30mm 宽） 供应商器件封装:20-SSOP 标准包装:1 |
| ADN4650BRWZ | 功能描述:General Purpose Digital Isolator 5000Vrms 2 Channel 600Mbps 25kV/μs CMTI 20-SOIC (0.295", 7.50mm Width) 制造商:analog devices inc. 系列:iCoupler? 包装:托盘 零件状态:有效 技术:磁耦合 类型:通用 隔离式电源:无 通道数:2 输入 - 输入侧 1/输入侧 2:2/0 通道类型:单向 电压 - 隔离:5000Vrms 共模瞬态抗扰度（最小值）:25kV/μs 数据速率:600Mbps 传播延迟 tpLH / tpHL（最大值）:4.5ns，4.5ns 脉宽失真（最大）:- 上升/下降时间（典型值）:350ps，350ps（最大） 电压 - 电源:2.375 V ~ 2.625 V 工作温度:-40°C ~ 125°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 供应商器件封装:20-SOIC 标准包装:1 |
发布紧急采购，3分钟左右您将得到回复。