- 您现在的位置：买卖IC网 > PDF目录1899 > ADN8102ACPZ-R7 (Analog Devices Inc)IC EQUALIZER 4CH XSTREAM 64LFCSP PDF资料下载
参数资料
| 型号： | ADN8102ACPZ-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 13/36页 |
| 文件大小： | 0K |
| 描述： | IC EQUALIZER 4CH XSTREAM 64LFCSP |
| 标准包装： | 750 |
| 系列： | XStream™ |
| 应用： | 以太网控制器 |
| 接口： | I²C |
| 电源电压： | 1.8 V ~ 3.3 V |
| 封装/外壳： | 64-VFQFN 裸露焊盘，CSP |
| 供应商设备封装： | 64-LFCSP-VQ（9x9） |
| 包装： | 带卷 (TR) |
| 安装类型： | 表面贴装 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
ADN8102
Rev. B | Page 20 of 36
LOOPBACK
The ADN8102 provides loopback on both input ports (Port A:
cable interface input, and Port B: line card interface input). The
external loopback toggle pin, LB, controls the loopback of the Port
B input only (board side loopback). When loopback is asserted,
valid data continues to pass through the Port B link, but the
Port B input signals are also shunted to the Port A output to allow
testing and debugging without disrupting valid data. This
loopback, as well as loopback of the Port A input (cable side
loopback), can be programmed through the I2C interface. The
loopbacks are controlled through the I2C interface by writing to
Bit 0 and Bit 1 of the loopback control register (Register 0x02).
Bit 0 represents loopback of the Port A inputs to the Port B
outputs (cable side loopback). Bit 1 represents loopback of the
Port B inputs to the Port A outputs (board side loopback), with
high representing loopback for both bits. Bit 1 can be overridden
by the LB pin if the pin mode register is set to enable loopback
via external pin as shown in Table 5. Both input ports can be
looped back simultaneously (full loopback) by writing high to
both Bit 0 and Bit 1, but in this case, valid data is disrupted on
each channel. Figure 40 illustrates the three loopback modes.
CONTROL LOGIC
TRANSMIT
PRE-EMPHASIS
RECEIVE
EQUALIZATION
EQ
Ix_B[3:0]
LB
ADDR[1:0]
SCL
SDA
RESET
Ox_B[3:0]
LOS_A
Ix_A[3:0]
PE_A[1:0]
EQ_A[1:0]
EQ_B[1:0]
PE_B[1:0]
ENA
ENB
RECEIVE
EQUALIZATION
EQ
TRANSMIT
PRE-EMPHASIS
PE
Ox_A[3:0]
CONTROL LOGIC
TRANSMIT
PRE-EMPHASIS
RECEIVE
EQUALIZATION
EQ
Ix_B[3:0]
LB
ADDR[1:0]
SCL
SDA
RESET
Ox_B[3:0]
LOS_A
Ix_A[3:0]
PE_A[1:0]
EQ_A[1:0]
EQ_B[1:0]
PE_B[1:0]
ENA
ENB
RECEIVE
EQUALIZATION
EQ
TRANSMIT
PRE-EMPHASIS
PE
Ox_A[3:0]
CONTROL LOGIC
TRANSMIT
PRE-EMPHASIS
RECEIVE
EQUALIZATION
EQ
Ix_B[3:0]
LB
ADDR[1:0]
SCL
SDA
RESET
Ox_B[3:0]
LOS_A
Ix_A[3:0]
PE_A[1:0]
EQ_A[1:0]
EQ_B[1:0]
PE_B[1:0]
ENA
ENB
RECEIVE
EQUALIZATION
EQ
TRANSMIT
PRE-EMPHASIS
PE
Ox_A[3:0]
CABLE SIDE LOOPBACK
BOARD SIDE LOOPBACK
FULL LOOPBACK
0
7060-
005
Figure 40. Loopback Modes of Operation
Table 12. Loopback Control Functionality
Control Mode1
LB Pin
LB[1]
LB[0]
Description
Pin Control (00 or 01)
0
X2
Loopback disabled
1
X
Board side loopback enabled
Serial Control
X
0
Loopback disabled
(10 or 11)
X
0
1
Cable side loopback enabled
X
1
0
Board side loopback enabled
X
1
Full loopback enabled
1 Refer to Table 5 for additional information regarding control mode settings.
2 X = don’t care.
Table 13. Loopback Control Register
Name
Address
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Default
Loopback control
0x02
LB[1]
LB[0]
0x00
相关PDF资料 |
PDF描述 |
|---|---|
| ADP5585ACPZ-01-R7 | IC PORT EXPANDER 10I/O 16LFCSP |
| ADP5587ACPZ-1-R7 | IC I/O EXPANDER/KEYBRD CTRLR |
| ADP5588ACPZ-R7 | IC KEYPAD SCANNER GPIO PORT EXP |
| ADP5589ACPZ-00-R7 | IC KEY DECODER 19I/O EXP 24LFCSP |
| ADSP-2104BPZ-80 | IC DSP CONTROLLER 16BIT 68PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADN8102-EVALZ | 制造商:AD 制造商全称:Analog Devices 功能描述:3.75 Gbps Quad Bidirectional CX4 Equalizer |
| ADN8102XCPZ | 功能描述:Ethernet Controller Interface 制造商:analog devices inc. 系列:XStream?? 包装:- 零件状态:上次购买时间 应用:以太网控制器 接口:I2C 电压 - 电源:1.8 ~ 3.3V 封装/外壳:- 供应商器件封装:- 安装类型:- 标准包装:1 |
| ADN8810 | 制造商:Analog Devices 功能描述:- Bulk |
| ADN8810ACP | 制造商:Analog Devices 功能描述:Current Source 24-Pin LFCSP EP |
| ADN8810ACP-REEL7 | 制造商:Analog Devices 功能描述:Current Source 24-Pin LFCSP EP T/R |
发布紧急采购，3分钟左右您将得到回复。