- 您现在的位置：买卖IC网 > PDF目录1776 > ADP1871ACPZ-0.6-R7 (Analog Devices Inc)IC REG CTRLR BUCK PWM CM 10LFCSP PDF资料下载
参数资料
| 型号： | ADP1871ACPZ-0.6-R7 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 26/44页 |
| 文件大小： | 0K |
| 描述： | IC REG CTRLR BUCK PWM CM 10LFCSP |
| 标准包装： | 1 |
| PWM 型： | 电流模式 |
| 输出数： | 1 |
| 频率 - 最大： | 600kHz |
| 占空比： | 65% |
| 电源电压： | 2.95 V ~ 20 V |
| 降压： | 是 |
| 升压： | 无 |
| 回扫： | 无 |
| 反相： | 无 |
| 倍增器： | 无 |
| 除法器： | 无 |
| Cuk： | 无 |
| 隔离： | 无 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 10-WFDFN 裸露焊盘，CSP |
| 包装： | 标准包装 |
| 其它名称： | ADP1871ACPZ-0.6-R7DKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
ADP1870/ADP1871
Data Sheet
EFFICIENCY CONSIDERATIONS
One of the important criteria to consider in constructing a dc-to-dc
converter is efficiency. By definition, efficiency is the ratio of the
output power to the input power. For high power applications at
load currents up to 20 A, the following are important MOSFET
parameters that aid in the selection process:
800
720
640
560
480
V REG = 2.7V
V REG = 3.6V
V REG = 5.5V
?
?
V GS (TH) : the MOSFET threshold voltage applied between
the gate and the source
R DS (ON) : the MOSFET on resistance during channel
400
320
240
?
?
conduction
Q G : the total gate charge
C N1 : the input capacitance of the upper-side switch
160
80
300
400
500
600
700
800
+125°C
+25°C
–40°C
900 1000
?
C N2 : the input capacitance of the lower-side switch
SWITCHING FREQUENCY (kHz)
The following are the losses experienced through the external
component during normal switching operation:
Figure 81. Internal Rectifier Voltage Drop vs. Switching Frequency
Switching Loss
?
?
?
?
?
Channel conduction loss (both of the MOSFETs)
MOSFET driver loss
MOSFET switching loss
Body diode conduction loss (lower-side MOSFET)
Inductor loss (copper and core loss)
The SW node transitions due to the switching activities of the
upper- and lower-side MOSFETs. This causes removal and
replenishing of charge to and from the gate oxide layer of the
MOSFET, as well as to and from the parasitic capacitance
associated with the gate oxide edge overlap and the drain and
source terminals. The current that enters and exits these charge
Channel Conduction Loss
During normal operation, the bulk of the loss in efficiency is due
to the power dissipated through MOSFET channel conduction.
Power loss through the upper-side MOSFET is directly pro-
portional to the duty cycle (D) for each switching period, and
the power loss through the lower-side MOSFET is directly
proportional to 1 ? D for each switching period. The selection
of MOSFETs is governed by the amount of maximum dc load
current that the converter is expected to deliver. In particular,
the selection of the lower-side MOSFET is dictated by the
maximum load current because a typical high current application
paths presents additional loss during these transition times. This
loss can be approximately quantified by using the following
equation, which represents the time in which charge enters and
exits these capacitive regions:
t SW-TRANS = R GATE × C TOTAL
where:
C TOTAL is the C GD + C GS of the external MOSFET.
R GATE is the gate input resistance of the external MOSFET.
The ratio of this time constant to the period of one switching cycle
is the multiplying factor to be used in the following expression:
P N1,N2(CL) ? ? D ? R N1(ON) ? ? 1 ? D ? ? R N2(ON) ? ? I LOAD
P SW ( LOSS ) ?
? I LOAD ? V IN ? 2
employs duty cycles of less than 50%. Therefore, the lower-side
MOSFET is in the on state for most of the switching period.
2
MOSFET Driver Loss
or
t SW - TRANS
t SW
P SW ( LOSS ) ? f SW ? R GATE ? C TOTAL ? I LOAD ? V IN ? 2
Other dissipative elements are the MOSFET drivers. The con-
tributing factors are the dc current flowing through the driver
during operation and the Q GATE parameter of the external MOSFETs.
?
P DR ( LOSS ) ? V DR ? ? f SW C upperFET V DR ? I BIAS ? ? ?
? V REG ? ? f SW C lowerFET V REG ? I BIAS ? ?
where:
C upperFET is the input gate capacitance of the upper-side MOSFET.
C lowerFET is the input gate capacitance of the lower-side MOSFET.
I BIAS is the dc current flowing into the upper- and lower-side drivers.
V DR is the driver bias voltage (that is, the low input voltage
(V REG ) minus the rectifier drop (see Figure 81)).
V REG is the bias voltage.
f SW is the controller switching frequency (300 kHz, 600 kHz, and
1.0 MHz)
Rev. B | Page 26 of 44
相关PDF资料 |
PDF描述 |
|---|---|
| ADP1873ARMZ-0.3-R7 | IC REG CTRLR BUCK PWM CM 10-MSOP |
| ADP1875ARQZ-0.3-R7 | IC REG CTRLR BUCK PWM CM 16-QSOP |
| ADP1876ACPZ-R7 | IC REG CTRLR BUCK PWM CM 32LFCSP |
| ADP1877ACPZ-R7 | IC REG CTRLR BUCK PWM CM 32LFCSP |
| ADP1879ACPZ-0.3-R7 | IC REG CTRLR BUCK PWM CM 14LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADP1871ACPZ-1.0-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 10LFCSP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| ADP1871ARMZ-0.3-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| ADP1871ARMZ-0.6-R7 | 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR) |
| ADP1871ARMZ-0V3-R7 | 制造商:Analog Devices 功能描述: |
| ADP1871ARMZ-0V6-R7 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。