参数资料
型号: ADP1883-0.3-EVALZ
厂商: Analog Devices Inc
文件页数: 19/40页
文件大小: 0K
描述: EVAL BOARD FOR ADP1883
标准包装: 1
主要目的: DC/DC,步降
稳压器拓扑结构: 降压
频率 - 开关: 300kHz
板类型: 完全填充
已供物品:
已用 IC / 零件: ADP1883

ADP1882/ADP1883
THEORY OF OPERATION
The ADP1882/ADP1883 are versatile current-mode, synchronous
step-down controllers that provide superior transient response,
optimal stability, and current limit protection by using a constant
on-time, pseudo-fixed frequency with a programmable current-
sense gain, current-control scheme. In addition, these devices offer
optimum performance at low duty cycles by using valley current-
mode control architecture. This allows the ADP1882/ADP1883
to drive all N-channel power stages to regulate output voltages
ADP1882/ADP1883, reducing the supply current of the devices
to approximately 140 μA. For more information, see Figure 67.
ADP1882/ADP1883
FB
VDD
SS
as low as 0.8 V.
COMP/EN
ERROR
AMPLIFIER
0.8V
STARTUP
The ADP1882/ADP1883 have an input low voltage pin (VDD) for
biasing and supplying power for the integrated MOSFET drivers. A
bypass capacitor should be located directly across the VDD (Pin 5)
and PGND (Pin 7) pins. Included in the power-up sequence is
C C
R C
C C2
PRECISION
ENABLE
TO ENABLE
ALL BLOCKS
250mV
the biasing of the current-sense amplifier, the current-sense gain
section), the soft start circuit, and the error amplifier.
The current-sense blocks provide valley current information
Figure 66. Release COMP/EN Pin to Enable the ADP1882/ADP1883
COMP/EN
(see the Programming Resistor (RES) Detect Circuit section)
and are a variable of the compensation equation for loop stability
(see the Compensation Network section). The valley current
information is extracted by forcing 0.4 V across the DRVL output
and the PGND pin, which generates a current depending on the
resistor across DRVL and PGND in a process performed by the
RES detect circuit. The current through the resistor is used to set
the current-sense amplifier gain. This process takes approximately
800 μs, after which the drive signal pulses appear at the DRVL
and DRVH pins synchronously and the output voltage begins to
rise in a controlled manner through the soft start sequence.
>2.4V
2.4V
0.9V
500mV
285mV
0V
HICCUP MODE INITIALIZED
MAXIMUM CURRENT (UPPER CLAMP)
ZERO CURRENT
USABLE RANGE ONLY AFTER SOFT START
PERIOD IF CONTUNUOUS CONDUCTION
MODE OF OPERATION IS SELECTED.
LOWER CLAMP
PRECISION ENABLE THRESHOLD
35mV HYSTERESIS
The rise time of the output voltage is determined by the soft
start and error amplifier blocks (see the Soft Start section).
At the beginning of a soft start, the error amplifier charges the
external compensation capacitor, causing the COMP/EN pin to
rise above the enable threshold of 285 mV, thus enabling the
ADP1882/ADP1883.
SOFT START
The ADP1882/ADP1883 have digital soft start circuitry, which
involves a counter that initiates an incremental increase in current,
by 1 μA, via a current source on every cycle through a fixed internal
capacitor. The output tracks the ramping voltage by producing
PWM output pulses to the upper-side MOSFET. The purpose is to
limit the in-rush current from the high voltage input supply (VIN)
to the output (V OUT ).
PRECISION ENABLE CIRCUITRY
The ADP1882/ADP1883 employ precision enable circuitry. The
enable threshold is 285 mV typical with 35 mV of hysteresis.
The devices are enabled when the COMP/EN pin is released,
allowing the error amplifier output to rise above the enable
threshold (see Figure 66). Grounding this pin disables the
Figure 67. COMP/EN Voltage Range
UNDERVOLTAGE LOCKOUT
The undervoltage lockout (UVLO) feature prevents the part
from operating both the upper-side and lower-side MOSFETs
at extremely low or undefined input voltage (V DD ) ranges.
Operation at an undefined bias voltage may result in the
incorrect propagation of signals to the high-side power
switches. This, in turn, results in invalid output behavior that
can cause damage to the output devices, ultimately destroying
the device tied at the output. The UVLO level has been set at
2.65 V (nominal).
THERMAL SHUTDOWN
The thermal shutdown is a self-protection feature to prevent the
IC from damage due to a very high operating junction temperature.
If the junction temperature of the device exceeds 155°C, the part
enters the thermal shutdown state. In this state, the device shuts off
both the upper-side and lower-side MOSFETs and disables the
entire controller immediately, thus reducing the power consump-
tion of the IC. The part resumes operation after the junction
temperature of the part cools to less than 140°C.
Rev. 0 | Page 19 of 40
相关PDF资料
PDF描述
ADP1883-0.6-EVALZ EVAL BOARD FOR ADP1883
RSC05DRXI CONN EDGECARD 10POS DIP .100 SLD
A9BBA-0404E FLEX CABLE - AFJ04A/AE04/AFJ04A
RSC07DRXH CONN EDGECARD 14POS DIP .100 SLD
A9BBA-0604F FLEX CABLE - AFF06A/AF06/AFF06A
相关代理商/技术参数
参数描述
ADP1883-1.0-EVALZ 功能描述:EVAL BOARD FOR ADP1883 RoHS:是 类别:编程器,开发系统 >> 评估板 - DC/DC 与 AC/DC(离线)SMPS 系列:- 产品培训模块:Obsolescence Mitigation Program 标准包装:1 系列:True Shutdown™ 主要目的:DC/DC,步升 输出及类型:1,非隔离 功率 - 输出:- 输出电压:- 电流 - 输出:1A 输入电压:2.5 V ~ 5.5 V 稳压器拓扑结构:升压 频率 - 开关:3MHz 板类型:完全填充 已供物品:板 已用 IC / 零件:MAX8969
ADP1883ARMZ-0.3-EVALZ 制造商:AD 制造商全称:Analog Devices 功能描述:Synchronous Current-Mode with Constant On-Time,PWM Buck Controller
ADP1883ARMZ-0.3-R7 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR)
ADP1883ARMZ-0.6-EVALZ 制造商:AD 制造商全称:Analog Devices 功能描述:Synchronous Current-Mode with Constant On-Time,PWM Buck Controller
ADP1883ARMZ-0.6-R7 功能描述:IC REG CTRLR BUCK PWM CM 10-MSOP RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - DC DC 切换控制器 系列:- 标准包装:2,500 系列:- PWM 型:电流模式 输出数:1 频率 - 最大:500kHz 占空比:96% 电源电压:4 V ~ 36 V 降压:无 升压:是 回扫:无 反相:无 倍增器:无 除法器:无 Cuk:无 隔离:无 工作温度:-40°C ~ 125°C 封装/外壳:24-WQFN 裸露焊盘 包装:带卷 (TR)