参数资料
型号: ADP3330ARTZ-3-RL7
厂商: Analog Devices Inc
文件页数: 8/12页
文件大小: 0K
描述: IC REG LDO 3V .2A SOT23-6
设计资源: Half-Duplex, Isolated RS-485 Interface (CN0031)
标准包装: 1
系列: anyCAP®
稳压器拓扑结构: 正,固定式
输出电压: 3V
输入电压: 最高 12V
电压 - 压降(标准): 0.14V @ 200mA
稳压器数量: 1
电流 - 输出: 200mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: SOT-23-6
供应商设备封装: SOT-23-6
包装: 标准包装
其它名称: ADP3330ARTZ-3-RL7DKR
ADP3330
APPLICATION INFORMATION
Capacitor Selection
Output Capacitors: as with any micropower device, output
transient response is a function of the output capacitance. The
ADP3330 is stable with a wide range of capacitor values, types
and ESR (anyCAP). A capacitor as low as 0.47 μ F is all that is
needed for stability; larger capacitors can be used if high output
current surges are anticipated. The ADP3330 is stable with
extremely low ESR capacitors (ESR ≈ 0), such as Multilayer
Ceramic Capacitors (MLCC) or OSCON. Note that the
effective capacitance of some capacitor types may fall below the
minimum at cold temperature. Ensure that the capacitor
provides more than 0.47 μ F at minimum temperature.
Input Bypass Capacitor: an input bypass capacitor is not strictly
required but it is advisable in any application involving long
input wires or high source impedance. Connecting a 0.47 μ F
capacitor from IN to ground reduces the circuit’s sensitivity to
PC board layout. If a larger value output capacitor is used, then
a larger value input capacitor is also recommended.
Noise Reduction
A noise reduction capacitor (C NR ) can be used to further reduce
the noise by 6 dB–10 dB (Figure 21). Low leakage capacitors in
10 pF–500 pF range provide the best performance. Since the
noise reduction pin (NR) is internally connected to a high imped-
ance node, any connection to this node should be carefully done
to avoid noise pickup from external sources. The pad connected
to this pin should be as small as possible and long PC board
traces are not recommended.
When adding a noise reduction capacitor, use the following
guidelines:
? Maintain a minimum load current of 1 mA when not in
shutdown.
? For CNR values greater than 500 pF, add a 100 k ? series
resistor (RNR).
It is important to note that as CNR increases, the turn-on time
will be delayed. With CNR values greater than 1 nF, this delay
may be on the order of several milliseconds.
SILICON
DIE
a. Normal SOT-23-6 Package
SILICON DIE WITH
ELECTRICALLY
ISOLATED
DIE ATTACH
b. Thermally Enhanced Chip-on-Lead Package
Figure 22.
Thermal Overload Protection
The ADP3330 is protected against damage due to excessive
power dissipation by its thermal overload protection circuit
which limits the die temperature to a maximum of +165 ° C.
Under extreme conditions (i.e., high ambient temperature and
power dissipation) where die temperature starts to rise above
+165 ° C, the output current is reduced until the die temperature
has dropped to a safe level. The output current is restored when
the die temperature is reduced.
Current and thermal limit protections are intended to protect
the device against accidental overload conditions. For normal
operation, device power dissipation should be externally limited
so that junction temperatures will not exceed +125 ° C.
Calculating Junction Temperature
Device power dissipation is calculated as follows:
P D = ( V IN – V OUT ) I LOAD +( V IN ) I GND
Where I LOAD and I GND are load current and ground current, V IN
and V OUT are input and output voltages respectively.
Assuming I LOAD = 200 mA, I GND = 4 mA, V IN = 4.2 V and
V OUT = 3.0 V, device power dissipation is:
V IN
C1 +
0.47 F –
NR
ADP3330-3
IN OUT
ERR
R1
CNR
RNR
330k
V OUT = +3.3V
+ C2
– 0.47 F
P D = (4.2 – 3) 200 mA + 4.2 (4 mA ) = 257 mW
The proprietary package used in the ADP3330 has a thermal
resistance of 165 ° C/W, significantly lower than a standard
6-lead SOT-23 package. Assuming a 4-layer board, the junction
SD
GND
temperature rise above ambient temperature will be approxi-
mately equal to:
Figure 21. Noise Reduction Circuit
Chip-on-Lead Package
The ADP3330 uses a patented Chip-on-Lead package design to
ensure the best thermal performance in an SOT-23 footprint. In
a standard SOT-23, the majority of the heat flows out of the
ground pin. This new package uses an electrically isolated die
attach that allows all pins to contribute to heat conduction.
This technique reduces the thermal resistance to 190 ° C/W on a
2-layer board as compared to >230 ° C/W for a standard SOT-23
leadframe. Figure 22 shows the difference between the standard
SOT-23 and the Chip-on-Lead leadframes.
–8 –
? T J A = 0.257 W × 165 ° C/W = 42.4 ° C
To limit the maximum junction temperature to +125 ° C,
maximum allowable ambient temperature will be:
T A MAX = 125 ° C – 42.4 ° C = 82.6 ° C
REV. A
相关PDF资料
PDF描述
450USG100MEFCSN22X25 CAP ALUM 100UF 450V 20% SNAP-IN
VI-JN0-CX CONVERTER MOD DC/DC 5V 75W
AHD335M2AE16T CAP ALUM 3.3UF 100V 20% SMD
GCB45DHHN CONN EDGECARD 90POS .050 DIP SLD
ACM15DSEN-S243 CONN EDGECARD 30POS .156 EYELET
相关代理商/技术参数
参数描述
ADP3330ARTZ-5 制造商:Analog Devices 功能描述:LDO 2.9-12V 0.14VD 0.2A 5V 制造商:Analog Devices 功能描述:LDO, 2.9-12V, 0.14VD, 0.2A, 5V, 6SOT23; Primary Input Voltage:12V; Output Voltage Fixed:5V; Dropout Voltage Vdo:140mV; Voltage Regulator Case Style:SOT-23; No. of Pins:6; Output Current:200mA; Operating Temperature Min:-40C; ;RoHS Compliant: Yes
ADP3330ARTZ-5-RL7 功能描述:IC REG LDO 5V .2A SOT23-6 RoHS:是 类别:集成电路 (IC) >> PMIC - 稳压器 - 线性 系列:anyCAP® 标准包装:75 系列:- 稳压器拓扑结构:正,可调式 输出电压:1.2 V ~ 37 V 输入电压:4.2 V ~ 40 V 电压 - 压降(标准):- 稳压器数量:1 电流 - 输出:500mA 电流 - 限制(最小):500mA 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:TO-252-3,DPak(2 引线+接片),SC-63 供应商设备封装:TO-252-3 包装:管件 产品目录页面:1286 (CN2011-ZH PDF) 其它名称:*LM317AMDT/NOPBLM317AMDT
ADP3331 制造商:AD 制造商全称:Analog Devices 功能描述:Adjustable Output Ultralow IQ, 200 mA, SOT-23, anyCAP⑩ Low Dropout Regulator
ADP3331ART 制造商:AD 制造商全称:Analog Devices 功能描述:Adjustable Output Ultralow IQ, 200 mA, SOT-23, anyCAP⑩ Low Dropout Regulator
ADP3331ART-REEL 制造商:Analog Devices 功能描述: