- 您现在的位置：买卖IC网 > PDF目录10425 > ADS1232IPWG4 (Texas Instruments)IC ADC 24-BIT 10/80SPS 24-TSSOP PDF资料下载
参数资料
| 型号： | ADS1232IPWG4 |
| 厂商： | Texas Instruments |
| 文件页数： | 6/39页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24-BIT 10/80SPS 24-TSSOP |
| 产品培训模块： | Data Converter Basics |
| 视频文件： | Nuts and Bolts of the Delta-Sigma Converter |
| 标准包装： | 60 |
| 位数： | 24 |
| 采样率（每秒）： | 10，80 |
| 数据接口： | 串行 |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 13.1mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 105°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 24-TSSOP |
| 包装： | 管件 |
| 输入数目和类型： | 4 个单端，单极；2 个差分，双极 |
| 配用： | 296-20803-ND - EVALUATION MODULE FOR ADS1232 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
www.ti.com
Bypass Capacitor
LOW-NOISE PGA
VOLTAGE REFERENCE INPUTS
Z
EFF
+
1
2f
MODCBUF
R
INT
R
INT
R
F1
R
1 R
F2
ADC
A3
Gainof1or2
CAP
AINP
AINN
CAP
A2
A1
450W
18pF
450W
18pF
SBAS350F – JUNE 2005 – REVISED FEBRUARY 2008
By applying a 0.1F external capacitor (CEXT) across
The ADS1232/4 features a low-drift, low-noise PGA
two capacitor pins and the combination of the internal
that provides a complete front-end solution for bridge
2k
resistor RINT on-chip, a low-pass filter (with a
sensors. A simplified diagram of the PGA is shown in
corner frequency of 720Hz) is created to bandlimit the
Figure 27. It consists of two chopper-stabilized
signal path prior to the modulator input. This low-pass
amplifiers (A1 and A2) and three accurately-matched
filter serves two purposes. First, the input signal is
resistors (R1, RF1, and RF2), which construct a
bandlimited to prevent aliasing as well as to filter out
differential front-end stage with a gain of 64, followed
the high-frequency noise. Second, it attenuates the
by gain stage A3. The PGA inputs are equipped with
chopping residue from the PGA (for gains of 64 and
an EMI filter, as shown in Figure 27. The cut-off
128 only) to improve temperature drift performance. It
frequency of the EMI filter is 19.6MHz. If the PGA is
is not required to use high quality capacitors (such as
set to 1 or 2, the gain-of-64 stage is bypassed and
ceramic
or
tantalum
capacitors)
for
a
general
shut down to save power. With the combination of
application. However, high quality capacitors such as
both gain stages, the PGA can be set to 64 or 128.
poly are recommended for high linearity applications.
The PGA of the ADS1232/4 can be set to 1, 2, 64, or
128 with pins GAIN1 (MSB) and GAIN0 (LSB). By
using AVDD as the reference input, the bipolar input
ranges from ±2.5V to ±19.5mV, while the unipolar
(REFP, REFN)
ranges from 2.5V to 19.5mV. When the PGA is set to
The voltage reference used by the modulator is
1 or 2, the absolute inputs can go rail-to-rail without
generated from the voltage difference between REFP
significant performance degradation. However, the
and REFN: VREF = REFP – REFN. The reference
inputs of the ADS1232/4 are protected with internal
inputs use a structure similar to that of the analog
diodes connected to the power-supply rails. These
inputs. In order to increase the reference input
diodes will clamp the applied signal to prevent it from
impedance, a switching buffer circuitry is used to
damaging the input circuitry. On the other hand, when
reduce
the
input
equivalent
capacitance.
The
the PGA is set to 64 or 128, the operating input range
reference drift and noise impact ADC performance. In
is limited to (AGND + 1.5V) to (AVDD – 1.5V), in
order to achieve best results, pay close attention to
order to prevent saturating the differential front-end
the
reference
noise
and
drift
specifications.
A
circuitry and degrading performance.
simplified diagram of the circuitry on the reference
inputs is shown in Figure 28. The switches and
capacitors
can
be
modeled
with
an
effective
impedance of:
Where:
fMOD = modulator sampling frequency (76.8kHz)
CBUF = input capacitance of the buffer
For the ADS1232/4:
Figure 27. Simplified Diagram of the PGA
14
Copyright 2005–2008, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| MS3106A20-18S | CONN PLUG 9POS STRAIGHT W/SCKT |
| VE-JNW-MX | CONVERTER MOD DC/DC 5.5V 75W |
| TLV2545CDGK | IC 12-BIT SERIAL A/D 8-MSOP |
| VE-BW3-MX-F2 | CONVERTER MOD DC/DC 24V 75W |
| VE-JNV-MX | CONVERTER MOD DC/DC 5.8V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS1232IPWR | 功能描述:模数转换器 - ADC 24-Bit Ultra Low-Noise RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1232IPWRG4 | 功能描述:模数转换器 - ADC 24-Bit Ultra Low-Noise RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1232REF | 功能描述:数据转换 IC 开发工具 ADS1232REF Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| ADS1234 | 制造商:BB 制造商全称:BB 功能描述:Ultra Low-Noise, 24-Bit Analog-to-Digital Converter |
| ADS1234IPW | 功能描述:模数转换器 - ADC 24-Bit Ultra Low-Noise RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。