- 您现在的位置：买卖IC网 > PDF目录10451 > ADS1240E/1K (Texas Instruments)IC ADC 24-BIT SER PROGBL 24-SSOP PDF资料下载
参数资料
| 型号： | ADS1240E/1K |
| 厂商： | Texas Instruments |
| 文件页数： | 3/30页 |
| 文件大小： | 0K |
| 描述： | IC ADC 24-BIT SER PROGBL 24-SSOP |
| 产品培训模块： | Data Converter Basics |
| 视频文件： | Nuts and Bolts of the Delta-Sigma Converter |
| 标准包装： | 1,000 |
| 位数： | 24 |
| 采样率（每秒）： | 15 |
| 数据接口： | 串行，SPI? |
| 转换器数目： | 1 |
| 功率耗散（最大）： | 1.9mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-SSOP（0.209"，5.30mm 宽） |
| 供应商设备封装： | 24-SSOP |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 4 个单端，单极；2 个差分，单极 |
第1页第2页当前第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
ADS1240, 1241
11
SBAS173F
www.ti.com
Figure 4 shows a short-circuited sensor. Since the inputs are
shorted and at the same potential, the ADS1240/41 signal
outputs are approximately zero. (Note that the code for
shorted inputs is not exactly zero due to internal series
resistance, low-level noise and other error sources.)
The buffer draws additional current when activated. The
current required by the buffer depends on the PGA setting.
When the PGA is set to 1, the buffer uses approximately
50
A; when the PGA is set to 128, the buffer uses approxi-
mately 500
A.
PGA
The Programmable Gain Amplifier (PGA) can be set to gains
of 1, 2, 4, 8, 16, 32, 64, or 128. Using the PGA can improve the
effective resolution of the A/D converter. For instance, with a
PGA of 1 on a 5V full-scale signal, the A/D converter can
resolve down to 1
V. With a PGA of 128 and a full-scale signal
of 39mV, the A/D converter can resolve down to 75nV. AVDD
current increases with PGA settings higher than 4.
OFFSET DAC
The input to the PGA can be shifted by half the full-scale input
range of the PGA using the Offset DAC (ODAC) register. The
ODAC register is an 8-bit value; the MSB is the sign and the
seven LSBs provide the magnitude of the offset. Using the
offset DAC does not reduce the performance of the A/D
converter. For more details on the ODAC, please refer to TI
application report SBAA077.
MODULATOR
The modulator is a single-loop second-order system. The
modulator runs at a clock speed (fMOD) that is derived from
the external clock (fOSC). The frequency division is deter-
mined by the SPEED bit in the SETUP register, as shown in
Table I.
OPEN CIRCUIT
AV
DD
AV
DD
0V
2
A
2
A
CODE = 0x7FFFFF
H
ADC
FIGURE 3. Burnout detection while sensor is open-circuited.
SHORT
CIRCUIT
AV
DD
AV
DD/2
AV
DD/2
2
A
2
A
CODE
0
ADC
FIGURE 4. Burnout detection while sensor is short-circuited.
INPUT BUFFER
The input impedance of the ADS1240/41 without the buffer
enabled is approximately 5M
/PGA. For systems requiring
very high input impedance, the ADS1240/41 provides a
chopper-stabilized differential FET-input voltage buffer. When
activated, the buffer raises the ADS1240/41 input impedance
to approximately 5G
.
The buffer’s input range is approximately 50mV to AVDD –
1.5V. The buffer’s linearity will degrade beyond this range.
Differential signals should be adjusted so that both signals
are within the buffer’s input range.
The buffer can be enabled using the BUFEN pin or the
BUFEN bit in the ACR register. The buffer is on when the
BUFEN pin is high and the BUFEN bit is set to one. If the
BUFEN pin is low, the buffer is disabled. If the BUFEN bit is
set to zero, the buffer is also disabled.
SPEED
DR BITS
1st NOTCH
fOSC
BIT
fMOD
00
01
10
FREQ.
2.4576MHz
0
19,200Hz
15Hz
7.5Hz
3.75Hz
50/60Hz
1
9,600Hz
7.5Hz
3.75Hz 1.875Hz
25/30Hz
4.9152MHz
0
38,400Hz
30Hz
15Hz
7.5Hz
100/120Hz
1
19,200Hz
15Hz
7.5Hz
3.75Hz
50/60Hz
TABLE I. Output Configuration.
CALIBRATION
The offset and gain errors can be minimized with calibration.
The ADS1240 and ADS1241 support both self and system
calibration.
Self-calibration of the ADS1240 and ADS1241 corrects inter-
nal offset and gain errors and is handled by three commands:
SELFCAL, SELFGAL, and SLEFOCAL. The SELFCAL com-
mand performs both an offset and gain calibration. SELFGCAL
performs a gain calibration and SELFOCAL performs an
offset calibration, each of which takes two tDATA periods to
complete. During self-calibration, the ADC inputs are discon-
nected internally from the input pins. The PGA must be set to
1 prior to issuing a SELFCAL or SELFGCAL command. Any
PGA is allowed when issuing a SELFOCAL command. For
example, if using PGA = 64, first set PGA = 1 and issue
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J2X-MY-B1 | CONVERTER MOD DC/DC 5.2V 50W |
| VE-J3W-MY-B1 | CONVERTER MOD DC/DC 5.5V 50W |
| VE-J3V-MY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-J2V-MY-B1 | CONVERTER MOD DC/DC 5.8V 50W |
| VE-J2T-MY-B1 | CONVERTER MOD DC/DC 6.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS1240EG4 | 功能描述:模数转换器 - ADC 24-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1241 | 制造商:TI 制造商全称:Texas Instruments 功能描述:24-Bit ANALOG-TO-DIGITAL CONVERTER |
| ADS1241E | 功能描述:模数转换器 - ADC 24-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1241E/1K | 功能描述:模数转换器 - ADC 24-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1241E/1KG4 | 功能描述:模数转换器 - ADC 24-Bit Anlg-to-Dig Converter RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。