- 您现在的位置：买卖IC网 > PDF目录298814 > ADS1250U 1-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 PDF资料下载
参数资料
| 型号： | ADS1250U |
| 元件分类： | ADC |
| 英文描述： | 1-CH 20-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16 |
| 封装： | SOL-16 |
| 文件页数： | 5/20页 |
| 文件大小： | 196K |
| 代理商： | ADS1250U |
13
ADS1250
t
2
t
1
DRDY
MSB
written
to DOR
DOR
write
complete
CS
DOUT
FIGURE 14. DRDY Pulse (using CS).
FIGURE 15. DRDY Pulse (CS HIGH).
FIGURE 13. DRDY Pulse (CS tied LOW).
CS
The CS signal controls the state of DOUT. If CS is HIGH,
DOUT is in a high-impedance state. When CS is LOW,
DOUT drives the bus.
DRDY
The DRDY signal is used to indicate that new data has been
loaded into the data output register and is ready to be read.
The operation of DRDY depends on how the CS signal is
used. The specifics of the three communications methods
are described in the Serial Interface section.
In the first case, which is typical for three-wire serial
communications (CS tied LOW), DRDY would normally be
HIGH. The result of the A/D conversion would be written to
the DOR from MSB to LSB in the time defined by t1. The
DRDY line would then pulse LOW for time defined by t2,
as shown in Figure 13.
In the second case, which is typical for four-wire serial
communications (CS used), DRDY would normally be HIGH.
The result of the A/D conversion would be written to the DOR
from MSB to LSB in the time defined by t1. The DRDY would
go LOW after the DOR write is completed. After taking CS
LOW, the DRDY line would remain LOW for the time
defined by t2, as shown in Figure 14.
MSB to LSB in the time defined by t3. The DRDY line
would stay HIGH for the time defined by t4, as shown in
Figure 15.
Reading DRDY during the time shown by t1 and t3 (Figures
13, 14, and 15) will result in invalid data being read. This is
due to the fact that writes to the DOR are not blocked.
Subsequently, a read from DOR during this time will result
in a combination of old and new data.
SERIAL INTERFACE
The ADS1250 includes a simple serial interface which can
be connected to microcontrollers and digital signal proces-
sors in a variety of ways. Communications with the ADS1250
can commence on the first detection of the DRDY pulse
after power up, although data will not be valid until the sixth
conversion.
It is important to note that the data from the ADS1250 is a 20-
bit result transmitted MSB-first in Binary Two’s Complement
format, as shown in Table IV.
The entire 20-bit result can be read out of the device by simply
providing 20 SCLKs during serial communication with the
part. However, the most common method of communicating
with the device is with a standard SSI interface, such as SPI.
This protocol is based on 8-bit or 16-bit data transfers. It is
possible to use a standard 8-bit or 16-bit data transfer with the
ADS1250. For instance, if only 16 bits of data are read, the
internal bit pointer will automatically reset to the MSB of the
DOR on the next DRDY pulse. This will ensure that the next
read from the DOR will begin with the MSB of newly
converted data. If more than 20 bits of data are read, the data
will be 0 padded. Therefore, if 24 bits of data are read from the
ADS1250, the lowest four bits of the 24-bit data transfer are
read as 0s (0 padded).
The only limitation on SCLK is that it cannot be higher than
9.6MHz. Therefore, it is possible to run CLK at a lower
frequency than SCLK. For instance, it is possible to run
CLK at 23.040kHz for a 60Hz notch, and run SCLK at
9.6MHz to achieve high-speed serial communications. Ad-
ditionally, the data must be clocked out before the next
DRDY to ensure valid data, as described in the DRDY
section.
TABLE IV. ADS1250 Data Format (Binary Two's Comple-
ment).
DIFFERENTIAL VOLTAGE INPUT
DIGITAL OUTPUT (HEX)
+Full Scale
7FFFFH
Zero
00000H
–Full Scale
80000H
t
2
t
1
DRDY
DOUT
MSB
written
to DOR
DOR
write
complete
In the third case, CS is left HIGH, which may be used if data
is only periodically read from the ADS1250. In this case,
DRDY would normally be LOW. DRDY would go HIGH
immediately prior to the MSB being written to the DOR.
The result of the A/D conversion would be written from
t
3
t
4
MSB
written
to DOR
DRDY
DOR
write
complete
相关PDF资料 |
PDF描述 |
|---|---|
| ADS1252U/2K5 | 1-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO8 |
| ADS1298RIZXGT | SPECIALTY ANALOG CIRCUIT, PBGA64 |
| ADSP-1401TN/883B | 16-BIT, MICROPROGRAM SEQUENCER, PDIP48 |
| ADSP-21160NCB-100 | 64-BIT, 50 MHz, OTHER DSP, PBGA400 |
| ADSP-21365YSWZ-2BA | 16-BIT, 55.55 MHz, OTHER DSP, PQFP144 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS1250U/1K | 功能描述:模数转换器 - ADC SpeedPlus 20-Bit Data Acq System RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1250U/1KG4 | 功能描述:模数转换器 - ADC SpeedPlus 20-Bit Data Acq System RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1250UG4 | 功能描述:模数转换器 - ADC SpeedPlus 20-Bit Data Acq System RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS1251 | 制造商:TI 制造商全称:Texas Instruments 功能描述:24-Bit, 20kHz, Low-Power ANALOG-TO-DIGITAL CONVERTER |
| ADS1251EVM | 功能描述:数据转换 IC 开发工具 ADS1251 ADC Eval Mod RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
发布紧急采购，3分钟左右您将得到回复。