- 您现在的位置：买卖IC网 > PDF目录165354 > ADS6224IRGZ25 (TEXAS INSTRUMENTS INC) 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 PDF资料下载
参数资料
| 型号： | ADS6224IRGZ25 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 2-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQCC48 |
| 封装： | 7 X 7 MM, GREEN, PLASTIC, VQFN-48 |
| 文件页数： | 1/73页 |
| 文件大小： | 3182K |
| 代理商： | ADS6224IRGZ25 |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页
1
FEATURES
APPLICATIONS
DESCRIPTION
SLAS543A – MAY 2007 – REVISED SEPTEMBER 2007
www.ti.com
DUAL CHANNEL, 12-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE
Pin Compatible 14-Bit Family (ADS624X -
Maximum Sample Rate: 125 MSPS
Feature Compatible Quad Channel Family
12-Bit Resolution with No Missing Codes
Simultaneous Sample and Hold
3.5 dB Coarse Gain and up to 6 dB
Programmable Fine Gain for SFDR/SNR
Base-Station IF Receivers
Trade-Off
Diversity Receivers
Serialized LVDS Outputs with Programmable
Medical Imaging
Internal Termination Option
Test Equipment
Supports Sine, LVCMOS, LVPECL, LVDS Clock
Inputs and Amplitude Down to 400 mVpp
Table 1. ADS62XX Dual Channel Family
Internal Reference with External Reference
125 MSPS
105 MSPS
80 MSPS
65 MSPS
Support
ADS624X
ADS6245
ADS6244
ADS6243
ADS6242
No External Decoupling Required for
14 Bit
References
ADS622X
ADS6225
ADS6224
ADS6223
ADS6222
12 Bit
3.3-V Analog and Digital Supply
48 QFN Package (7 mm × 7 mm)
Table 2. Performance Summary
ADS6225
ADS6224
ADS6223
ADS6222
Fin = 10MHz (0 dB gain)
90
91
93
SFDR, dBc
Fin = 170MHz (3.5 dB gain)
79
81
82
83
Fin = 10MHz (0 dB gain)
70.7
70.8
71.3
SINAD, dBFS
Fin = 170MHz (3.5 dB gain)
67.4
68.1
68.2
68.7
Power per channel, mW
500
405
350
315
ADS6225/ADS6224/ADS6223/ADS6222 (ADS622X) is a family of high performance 12-bit 125/105/80/65 MSPS
dual channel A-D converters. Serial LVDS data outputs reduce the number of interface lines, resulting in a
compact 48-pin QFN package (7 mm
× 7 mm) that allows for high system integration density. The device
includes 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in
SNR. In addition to the coarse gain, fine gain options also exist, programmable in 1 dB steps up to 6 dB.
The output interface is 2-wire, where each ADC data is serialized and output over two LVDS pairs. This makes it
possible to halve the serial data rate (compared to a 1-wire interface) and restrict it to less than 1 Gbps easing
receiver design. The ADS622X also includes the traditional 1-wire interface that can be used at lower sampling
frequencies.
An internal phase lock loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit
clock is used to serialize the ADC data from each channel. In addition to the serial data streams, the frame and
bit clocks are also transmitted as LVDS outputs. The LVDS output buffers have features such as programmable
LVDS currents, current doubling modes and internal termination options. These can be used to widen
eye-openings and improve signal integrity, easing capture by the receiver.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright 2007, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相关PDF资料 |
PDF描述 |
|---|---|
| ADS7812PB | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDIP16 |
| ADS7945SRTER | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| ADS7945SRTET | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| ADS7953SBRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
| ADS7953SRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS6224IRGZR | 功能描述:模数转换器 - ADC Dual 12b 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS6224IRGZRG4 | 功能描述:模数转换器 - ADC Dual 12B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS6224IRGZT | 功能描述:模数转换器 - ADC Dual 12b 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS6224IRGZTG4 | 功能描述:模数转换器 - ADC Dual 12B 105MSPS ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS6225 | 制造商:TI 制造商全称:Texas Instruments 功能描述:DUAL CHANNEL, 12-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS INTERFACE |
发布紧急采购，3分钟左右您将得到回复。