- 您现在的位置：买卖IC网 > PDF目录2065 > ADS7864YB/250G4 (Texas Instruments)IC 12BIT 500KHZ 6CH ADC 48-TQFP PDF资料下载
参数资料
| 型号： | ADS7864YB/250G4 |
| 厂商： | Texas Instruments |
| 文件页数： | 7/27页 |
| 文件大小： | 0K |
| 描述： | IC 12BIT 500KHZ 6CH ADC 48-TQFP |
| 产品培训模块： | Data Converter Basics |
| 标准包装： | 250 |
| 位数： | 12 |
| 采样率（每秒）： | 500k |
| 数据接口： | 并联 |
| 转换器数目： | 2 |
| 功率耗散（最大）： | 50mW |
| 电压电源： | 模拟和数字 |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-TQFP |
| 供应商设备封装： | 48-TQFP（7x7） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 12 个单端，双极；6 个差分，双极 |
| 配用： | 296-30697-ND - EVAL MODULE FOR ADS7864M |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页
www.ti.com
ADS7864
SBAS141A – SEPTEMBER 2000 – REVISED MARCH 2005
other channels are already in the hold mode but not
Once a particular hold signal goes low, further im-
converted, then the conversion of channel X is put in
pulses of this hold signal are ignored until the
the queue until the previous conversion has been
conversion is finished or the part is reset. When the
completed. If more than one channel goes into hold
conversion is finished (BUSY signal goes high), the
mode within one clock cycle, then channel A will be
sampling switches will close and sample the selected
converted first if HOLDA is one of the triggered hold
channel. The start of the next conversion must be
signals. Next, channel B will be converted, and last,
delayed to allow the input capacitor of the ADS7864
channel C. If it is important to detect a hold command
to be fully charged. This delay time depends on the
during a certain clock cycle, then the falling edge of
driving amplifier, but should be at least 175ns
the hold signal has to occur at least 10ns before the
The ADS7864 can also convert one channel continu-
signal can remain low without initiating a new conver-
ously, as it is shown in Figure 27 with channel B.
sion. The hold signal has to be high for at least 15ns
Therefore, HOLDA and HOLDC are kept high all the
time. To gain acquisition time, the falling edge of
hold has to stay low for at least 20ns (see Figure 26,
HOLDB takes place just before the falling edge of
t3).
clock. One conversion requires 16 clock cycles. Here,
In the example of Figure 26, the signal HOLDB goes
data is read after the next conversion is initiated by
low first and channel B0 and B1 will be converted
HOLDB. To read data from channel B, A1 is set high
first. The falling edges of HOLDA and HOLDC occur
and A2 is low. As A0 is low during the first reading
within the same clock cycle. Therefore, the channels
(A2 A1 A0 = 010) data B0 is put to the output. Before
A0 and A1 will be converted as soon as the channels
the second RD, A0 switches high (A2 A1 A0 = 011)
B0 and B1 are finished (plus acquisition time). When
so data from channel B1 is read.
the A-channels are finished, the C-channels will be
converted. The second HOLDA signal is ignored, as
the A-channels are not converted at this point in time.
Table 1. Timing Specifications
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNITS
t1
HOLD (A, B, C) before falling edge of clock
10
ns
t2
HOLD high time to be recognized again
15
ns
t3
HOLD low time
20
ns
t4
Input capacitor charge time
175
ns
t5
Clock period
125
ns
t6
Clock high time
40
ns
t7
Clock low time
40
ns
t8
Reset pulse width
20
ns
t9
First hold after reset
20
ns
t10
Conversion time
12.5 × t5
ns
t11
Successive conversion time (16 × t5)
2
s
t12
Address setup before RD
10
ns
t13
CS before end of RD
30
ns
t14
RD high time
30
ns
15
相关PDF资料 |
PDF描述 |
|---|---|
| ADS7883SBDBVR | IC ADC 12-BIT 3MSPS SOT23-6 |
| ADS8361IDBQG4 | IC ADC DUAL 16BIT 500KSPS 24QSOP |
| ADS8364Y/250G4 | IC ADC LP 16BIT 250KSPS 64-TQFP |
| ADS8412IPFBRG4 | IC ADC 16BIT 2MSPS 48-TQFP |
| ADV7180WBCPZ | IC VIDEO DECODER SDTV 40LFCSP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS7865 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Dual, 12-Bit, 3+3 or 2+2 Channel, Simultaneous Sampling Analog-to-Digital Converter |
| ADS7865I | 制造商:TI 制造商全称:Texas Instruments 功能描述:Dual, 12-Bit, 3+3 or 2+2 Channel, Simultaneous Sampling Analog-to-Digital Converter |
| ADS7865IBPBSR | 制造商:TI 制造商全称:Texas Instruments 功能描述:Dual, 12-Bit, 3+3 or 2+2 Channel, Simultaneous Sampling Analog-to-Digital Converter |
| ADS7865IPBS | 功能描述:模数转换器 - ADC Dual 2MSPS 12B Simul ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS7865IPBSG4 | 功能描述:模数转换器 - ADC Dual,2MSPS,12B,2+2 Ch,ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
发布紧急采购，3分钟左右您将得到回复。