- 您现在的位置：买卖IC网 > PDF目录165354 > ADS7945SRTET (TEXAS INSTRUMENTS INC) 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 PDF资料下载
参数资料
| 型号： | ADS7945SRTET |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | ADC |
| 英文描述： | 2-CH 14-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC16 |
| 封装： | GREEN, PLASTIC, QFN-16 |
| 文件页数： | 26/49页 |
| 文件大小： | 1322K |
| 代理商： | ADS7945SRTET |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页
1
2
15
16
1
2
15
16
1
2
11
12
13
14
15
16
t
PDSU
t
PDH
Sample
N
1
-
Sample
N
Dummy
Sample
DataFromSample
N
2
-
DataFromSample
N
1
-
DataFromSample
N
SCLK
CS
SDO
Power-Down
(Internal)
PDEN
1
2
15
16
1
2
15
16
1
2
t
PDSU
Sample
N+1
Sample
N+2
InvalidData
SCLK
CS
SDO
Power-Down
(Internal)
PDEN
Sample
N+3
DataFromSample
N+1
DataFromSample
N+2
t
W1 +1
s
m
SBAS539B
– JUNE 2011 – REVISED SEPTEMBER 2011
In some applications, data collection is accomplished in burst mode. The system powers down after data
collection. 16-clock mode is convenient for these applications. Figure 84 and Figure 85 detail power saving in
16-clock burst mode.
Figure 84. Entry Into Power-Down with 16-Clock Burst Mode
As shown in Figure 84, the two frames capturing the N
–1 and Nth samples are normal 16-clock frames. Keeping
PDEN = 1 before the CS rising edge in the next frame ensures that the devices detect the power-down mode.
Data from the Nth sample are read during this frame. It is expected that the Nth sample represents the last data
of interest in the burst of conversions. The devices enter the power-down state after the end of conversions. This
is the 16th SCLK falling edge. It is recommended to stop the clock after the 16th SCLK falling edge. Note that it
is mandatory not to have more than 29 SCLK falling edges during the CS low period. This limitation ensures that
the devices remain in 16-clock mode.
The devices remain in a power-down state as long as CS is low. A CS rising edge with PDEN = 0 brings the
devices out of the power-down state. It is necessary to ensure that the CS high time for the first sample after
power up is more than 1
s + tACQ (min).
Figure 85. Exit From Power-Down with 16-Clock Burst Mode
32
Copyright
2011, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| ADS7953SBRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
| ADS7953SRHBT | 16-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PQCC32 |
| ADS803E | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28 |
| ADS8342IBPFBTG4 | 4-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48 |
| ADS8412IPFBTG4 | 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PQFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADS7946 | 制造商:TI 制造商全称:Texas Instruments 功能描述:14-Bit, 2 MSPS, Dual-Channel, Differential/Single-Ended, Ultralow-Power Analog-to-Digital Converters |
| ADS7946EVM-PDK | 功能描述:数据转换 IC 开发工具 ADS7946 PERF DEM KIT RoHS:否 制造商:Texas Instruments 产品:Demonstration Kits 类型:ADC 工具用于评估:ADS130E08 接口类型:SPI 工作电源电压:- 6 V to + 6 V |
| ADS7946SRTER | 功能描述:模数转换器 - ADC 14B,2MSPS,DUAL-CH, UNIP,PSE-DIF,SAR ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS7946SRTET | 功能描述:模数转换器 - ADC 14B,2MSPS,DUAL-CH, UNIP,PSE-DIF,SAR ADC RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ADS7947 | 制造商:TI 制造商全称:Texas Instruments 功能描述:12/10/8-Bit 2MSPS, Dual-Channel Unipolar Pseudo-Differential Ultralow-Power SAR Analog-to-Digital Converters |
发布紧急采购，3分钟左右您将得到回复。