参数资料
型号: ADSP-21060KSZ-160
厂商: Analog Devices Inc
文件页数: 18/64页
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 240MQFP
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: 主机接口,连接端口,串行端口
时钟速率: 40MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 5.00V
电压 - 核心: 5.00V
工作温度: 0°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 240-BFQFP 裸露焊盘
供应商设备封装: 240-MQFP-EP(32x32)
包装: 托盘
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
Rev. F
|
Page 25 of 64
|
March 2008
Memory Read—Bus Master
Use these specifications for asynchronous interfacing to memo-
ries (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the ADSP-2106x is the
bus master accessing external memory space in asynchronous
access mode. Note that timing for ACK, DATA, RD, WR, and
DMAGx strobe timing parameters only applies to asynchronous
access mode.
Table 14. Memory Read—Bus Master
5 V and 3.3 V
Unit
Parameter
Min
Max
Timing Requirements
tDAD
Address Selects Delay to Data Valid1, 2
18 + DT + W
ns
tDRLD
RD Low to Data Valid1
12 + 5DT/8 + W
ns
tHDA
Data Hold from Address, Selects3
0.5
ns
tHDRH
Data Hold from RD High3
2.0
ns
tDAAK
ACK Delay from Address, Selects2, 4
14 + 7DT/8 + W
ns
tDSAK
ACK Delay from RD Low4
8 + DT/2 + W
ns
Switching Characteristics
tDRHA
Address Selects Hold After RD High
0 + H
ns
tDARL
Address Selects to RD Low2
2 + 3DT/8
ns
tRW
RD Pulse Width
12.5 + 5DT/8 + W
ns
tRWR
RD High to WR, RD, DMAGx Low
8 + 3DT/8 + HI
ns
tSADADC
Address, Selects Setup Before ADRCLK High2
0 + DT/4
ns
W = (number of wait states specified in WAIT register)
tCK.
HI = tCK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = tCK (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
1 Data delay/setup: user must meet t
DAD or tDRLD or synchronous spec tSSDATI.
2 The falling edge of MSx, SW, BMS is referenced.
3 Data hold: user must meet t
HDA or tHDRH or synchronous spec tHSDATI. See Example System Hold Time Calculation on Page 47 for the calculation of hold times given capacitive
and dc loads.
4 ACK delay/setup: user must meet t
DAAK or tDSAK or synchronous specification tSACKC for deassertion of ACK (low), all three specifications must be met for assertion of ACK (high).
Figure 14. Memory Read—Bus Master
WR, DMAG
ACK
DATA
RD
ADDRESS
MSx, SW
BMS
tDARL
tRW
tDAD
tSADADC
tDAAK
tHDRH
tHDA
tRWR
tDRLD
ADRCLK
(OUT)
tDRHA
tDSAK
相关PDF资料
PDF描述
ESM08DSEI CONN EDGECARD 16POS .156 EYELET
171-015-213R031 CONN DB15 FEMALE DIP SLD NICKEL
TPSC156K020R0400 CAP TANT 15UF 20V 10% 2312
VE-2WY-CX-F4 CONVERTER MOD DC/DC 3.3V 49.5W
ADSP-TS201SYBPZ050 IC PROCESSOR 500MHZ 576-SBGA
相关代理商/技术参数
参数描述
ADSP21060L 制造商:AD 制造商全称:Analog Devices 功能描述:DSP MICROCOMPUTER
ADSP-21060L 制造商:AD 制造商全称:Analog Devices 功能描述:ADSP-2106x SHARC DSP Microcomputer Family
ADSP-21060LAB-160 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060LABZ-160 功能描述:IC DSP CONTROLLER 32BIT 225-BGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060LC 制造商:未知厂家 制造商全称:未知厂家 功能描述:ADSP-21060C/ADSP-21060LC: Industrial Sharc?DSP Microcomputer Family Data Sheet (Rev. B. 10/00)