参数资料
型号: ADSP-21060LABZ-160
厂商: Analog Devices Inc
文件页数: 34/64页
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 225-BGA
产品培训模块: SHARC Processor Overview
标准包装: 1
系列: SHARC®
类型: 浮点
接口: 主机接口,连接端口,串行端口
时钟速率: 40MHz
非易失内存: 外部
芯片上RAM: 512kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 225-BBGA
供应商设备封装: 225-PBGA
包装: 托盘
Rev. F
|
Page 4 of 64
|
March 2008
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
GENERAL DESCRIPTION
The ADSP-2106x SHARC—Super Harvard Architecture Com-
puter—is a 32-bit signal processing microcomputer that offers
high levels of DSP performance. The ADSP-2106x builds on the
ADSP-21000 DSP core to form a complete system-on-a-chip,
adding a dual-ported on-chip SRAM and integrated I/O periph-
erals supported by a dedicated I/O bus.
Fabricated in a high speed, low power CMOS process, the
ADSP-2106x has a 25 ns instruction cycle time and operates at
40 MIPS. With its on-chip instruction cache, the processor can
execute every instruction in a single cycle. Table 2 shows perfor-
mance benchmarks for the ADSP-2106x.
The ADSP-2106x SHARC represents a new standard of integra-
tion for signal computers, combining a high performance
floating-point DSP core with integrated, on-chip system fea-
tures including up to 4M bit SRAM memory (see Table 1), a
host processor interface, DMA controller, serial ports and link
port, and parallel bus connectivity for glueless DSP
multiprocessing.
The ADSP-2106x continues SHARC’s industry-leading stan-
dards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The block diagram on Page 1 illustrates the following architec-
tural features:
Computation units (ALU, multiplier and shifter) with a
shared data register file
Data address generators (DAG1, DAG2)
Program sequencer with instruction cache
PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core at every core pro-
cessor cycle
Interval timer
On-chip SRAM
External port for interfacing to off-chip memory and
peripherals
Host port and multiprocessor Interface
DMA controller
Serial ports and link ports
JTAG Test Access Port
SHARC FAMILY CORE ARCHITECTURE
The ADSP-2106x includes the following architectural features
of the ADSP-21000 family core. The ADSP-2106x processors
are code- and function-compatible with the ADSP-21020.
Independent, Parallel Computation Units
The arithmetic/logic unit (ALU), multiplier and shifter all per-
form single-cycle instructions. The three units are arranged in
parallel, maximizing computational throughput. Single multi-
function instructions execute parallel ALU and multiplier oper-
ations. These computation units support IEEE 32-bit single-
precision floating-point, extended precision 40-bit floating-
point, and 32-bit fixed-point data formats.
Data Register File
A general–purpose data register file is used for transferring data
between the computation units and the data buses, and for stor-
ing intermediate results. This 10-port, 32-register (16 primary,
16 secondary) register file, combined with the ADSP-21000
Harvard architecture, allows unconstrained data flow between
computation units and internal memory.
Table 2. Benchmarks (at 40 MHz)
Benchmark Algorithm
Speed
Cycles
1024 Point Complex FFT (Radix 4, with
reversal)
0.46
Ps
18,221
FIR Filter (per tap)
25 ns
1
IIR Filter (per biquad)
100 ns
4
Divide (y/x)
150 ns
6
Inverse Square Root
225 ns
9
DMA Transfer Rate
240 Mbytes/s
Figure 2. ADSP-2106x System Sample Configuration
3
4
RESET
JTAG
6
ADSP-2106x
BMS
1
CLOCK
LINK
DEVICES
(6 MAX)
(
OPTIONAL)
CS
BOOT
EPROM
(
OPTIONAL)
MEMORY-
MAPPED
DEVICES
(
OPTIONAL)
OE
DATA
DMA DEVICE
(
OPTIONAL)
DATA
ADDR
DATA
HOST
PROCESSOR
INTERFACE
(
OPTIONAL)
CS
RD
PAGE
ADRCLK
ACK
BR1–6
DMAR1–2
CLKIN
IRQ2–0
LxCLK
TCLK0
RPBA
EBOOT
LBOOT
FLAG3–0
TIMEXP
LxACK
LxDAT3–0
DR0
DT0
RSF0
TFS0
RCLK0
TCLK1
DR1
DT1
RSF1
TFS1
RCLK1
ID2–0
SERIAL
DEVICE
(
OPTIONAL)
SERIAL
DEVICE
(
OPTIONAL)
PA
REDY
HBG
HBR
DMAG1–2
SBTS
MS3–0
WR
DATA47–0
DATA
ADDR
CS
ACK
WE
ADDR31–0
D
A
T
A
C
O
N
T
R
O
L
A
D
R
E
S
ADDR
相关PDF资料
PDF描述
VI-B4X-CY-F3 CONVERTER MOD DC/DC 5.2V 50W
GEC19DRAI CONN EDGECARD 38POS R/A .100 SLD
ADSP-21060LKSZ-160 IC DSP CONTROLLER 32BIT 240MQFP
VI-B4W-CY-F4 CONVERTER MOD DC/DC 5.5V 50W
ADSP-21060KB-160 IC DSP CONTROLLER 32BIT 225BGA
相关代理商/技术参数
参数描述
ADSP-21060LC 制造商:未知厂家 制造商全称:未知厂家 功能描述:ADSP-21060C/ADSP-21060LC: Industrial Sharc?DSP Microcomputer Family Data Sheet (Rev. B. 10/00)
ADSP-21060LCB-133 功能描述:IC DSP CONTROLLER 32BIT 225BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060LCBZ-133 功能描述:IC DSP CONTROLLER 32BIT 225PBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
ADSP-21060LCW-133 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 33MIPS 240-Pin CQFP 制造商:Rochester Electronics LLC 功能描述:SHARC IND.,3V,33MHZ CQFP HEAT SLUG DOWN - Bulk
ADSP-21060LCW-160 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘