- 您现在的位置：买卖IC网 > PDF目录165354 > ADSP-21060LCWZ-160 (ANALOG DEVICES INC) 48-BIT, 40 MHz, OTHER DSP, CQFP240 PDF资料下载
参数资料
| 型号： | ADSP-21060LCWZ-160 |
| 厂商： | ANALOG DEVICES INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 48-BIT, 40 MHz, OTHER DSP, CQFP240 |
| 封装： | THERMALLY ENHANCED, METRIC, HEAT SINK, CERAMIC, QFP-240 |
| 文件页数： | 24/48页 |
| 文件大小： | 481K |
| 代理商： | ADSP-21060LCWZ-160 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页当前第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页
–30–
ADSP-21060C/ADSP-21060LC
REV. B
transfer is controlled by ADDR31-0, RD, WR, MS3-0, and ACK
(not
DMAG). For Paced Master mode, the Memory Read–Bus
Master, Memory Write–Bus Master, and Synchronous Read/
Write–Bus Master timing specifications for ADDR31-0, RD, WR,
MS
3-0, SW, PAGE, DATA47-0, and ACK also apply.
ADSP-21060C
ADSP-21060LC
Parameter
Min
Max
Min
Max
Unit
Timing Requirements:
tSDRLC
DMARx Low Setup before CLKIN1
55
ns
tSDRHC
DMARx High Setup before CLKIN1
55
ns
tWDR
DMARx Width Low
(Nonsynchronous)
6
ns
tSDATDGL Data Setup after DMAGx Low
2
10 + 5DT/8
ns
tHDATIDG Data Hold after DMAGx High
2
ns
tDATDRH
Data Valid after
DMARx High2
16 + 7DT/8
ns
tDMARLL
DMARx Low Edge to Low Edge
23 + 7DT/8
ns
tDMARH
DMARx Width High
6
ns
Switching Characteristics:
tDDGL
DMAGx Low Delay after CLKIN
9 + DT/4
15 + DT/4
9 + DT/4
15 + DT/4
ns
tWDGH
DMAGx High Width
6 + 3DT/8
ns
tWDGL
DMAGx Low Width
12 + 5DT/8
ns
tHDGC
DMAGx High Delay after CLKIN
–2 – DT/8
6 – DT/8
–2 – DT/8
6 – DT/8
ns
tVDATDGH Data Valid before DMAGx High
3
8 + 9DT/16
ns
tDATRDGH Data Disable after DMAGx High
4
07
0
7
ns
tDGWRL
WR Low before DMAGx Low
0
2
0
2
ns
tDGWRH
DMAGx Low before WR High
10 + 5DT/8 + W
ns
tDGWRR
WR High before DMAGx High
1 + DT/16
3 + DT/16
1 + DT/16
3 + DT/16
ns
tDGRDL
RD Low before DMAGx Low
0
2
0
2
ns
tDRDGH
RD Low before DMAGx High
11 + 9DT/16 + W
ns
tDGRDR
RD High before DMAGx High
0
3
0
3
ns
tDGWR
DMAGx High to WR, RD, DMAGx
Low
5 + 3DT/8 + HI
ns
tDADGH
Address/Select Valid to
DMAGx High 17 + DT
17 + DT
ns
tDDGHA
Address/Select Hold after
DMAGx
High
–0.5
ns
W = (number of wait states specified in WAIT register)
× t
CK.
HI = tCK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
NOTES
1Only required for recognition in the current cycle.
2t
SDATDGL is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if DMARx low holds off completion of the write, the
data can be driven tDATDRH after DMARx is brought high.
3t
VDATDGH is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then t VDATDGH = 8 + 9DT/16 + (n
× tCK) where
n equals the number of extra cycles that the access is prolonged.
4See System Hold Time Calculation under Test Conditions for calculation of hold times given capacitive and dc loads.
DMA Handshake
These specifications describe the three DMA handshake modes.
In all three modes DMAR is used to initiate transfers. For hand-
shake mode, DMAG controls the latching or enabling of data
externally. For external handshake mode, the data transfer is
controlled by the ADDR31-0, RD, WR, SW, PAGE, MS3-0,
ACK, and
DMAG signals. For Paced Master mode, the data
相关PDF资料 |
PDF描述 |
|---|---|
| ADSP-TS101SKB2250X | 64-BIT, 125 MHz, OTHER DSP, PBGA484 |
| ADT70GR-REEL7 | ANALOG TEMP SENSOR-VOLTAGE, 2.49-2.51V, 1Cel, RECTANGULAR, SURFACE MOUNT |
| ADT7462ACPZ-500RL7 | DIGITAL TEMP SENSOR-SERIAL, 8BIT(s), 4Cel, SQUARE, SURFACE MOUNT |
| ADTSM66SV | KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 3.92 N, SURFACE MOUNT-STRAIGHT |
| ADTS644N/KV | KEYPAD SWITCH, SPST, MOMENTARY-TACTILE, 0.05A, 12VDC, 1.57 N, THROUGH HOLE-STRAIGHT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADSP-21060LDW-148 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ADSP-21060LKB-160 | 功能描述:IC DSP CONTROLLER 32BIT 225 BGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
| ADSP-21060LKBZ-160 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| ADSP-21060LKS-133 | 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 33MIPS 240-Pin MQFP 制造商:Rochester Electronics LLC 功能描述:FLOATING PT PROCESSOR, 3.3V, 33MHZ. - Bulk |
| ADSP-21060LKS-160 | 功能描述:IC DSP CONTROLLER 32BIT 240MQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP（数字式信号处理器） 系列:SHARC® 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI，以太网，RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA，FCBGA 供应商设备封装:431-FCPBGA（20x20） 包装:托盘 |
发布紧急采购，3分钟左右您将得到回复。