收藏本站
参数资料
型号： ADUC7029BBCZ62-RL
厂商： Analog Devices Inc
文件页数： 80/104页
文件大小： 0K
描述： IC MCU 12BIT 62KB FLASH 49BGA
标准包装： 1
系列： MicroConverter® ADuC7xxx
核心处理器： ARM7
芯体尺寸： 16/32-位
速度： 44MHz
连通性： EBI/EMI，I²C，SPI，UART/USART
外围设备： PLA，PWM，PSM，温度传感器，WDT
输入/输出数： 22
程序存储器容量： 64KB（32K x 16）
程序存储器类型： 闪存
RAM 容量： 2K x 32
电压 - 电源 (Vcc/Vdd)： 2.7 V ~ 3.6 V
数据转换器： A/D 7x12b，D/A 4x12b
振荡器型： 内部
工作温度： -40°C ~ 125°C
封装/外壳： 49-TFBGA，CSPBGA
包装： 标准包装
其它名称： ADUC7029BBCZ62-RLDKR
Data Sheet
ADuC7019/20/21/22/24/25/26/27/28/29
Rev. F | Page 77 of 104
Table 129. I2C0SSTA MMR Bit Descriptions
Bit
Value
Description
31:15
Reserved. These bits should be written as 0.
14
Start decode bit. Set by hardware if the device
receives a valid start plus matching address.
Cleared by an I2C stop condition or an I2C
general call reset.
13
Repeated start decode bit. Set by hardware
if the device receives a valid repeated start and
matching address. Cleared by an I2C stop condi-
tion, a read of the I2CSSTA register, or an I2C
general call reset.
12:11
ID decode bits.
00
Received Address Matched ID Register 0.
01
Received Address Matched ID Register 1.
10
Received Address Matched ID Register 2.
11
Received Address Matched ID Register 3.
10
Stop after start and matching address interrupt.
Set by hardware if the slave device receives an
I2C stop condition after a previous I2C start
condition and matching address. Cleared by a
read of the I2C0SSTA register.
9:8
General call ID.
00
No general call.
01
General call reset and program address.
10
General call program address.
11
General call matching alternative ID.
7
General call interrupt. Set if the slave device
receives a general call of any type. Cleared by
setting Bit 8 of the I2CxCFG register. If it is a
general call reset, all registers are at their
default values. If it is a hardware general call,
the Rx FIFO holds the second byte of the
general call. This is similar to the I2C0ALT
register (unless it is a general call to reprogram
the device address). For more details, see the I2C
bus specification, Version 2.1, January 2000.
6
Slave busy. Set automatically if the slave is busy.
Cleared automatically.
5
No ACK. Set if master asking for data and no
data is available. Cleared automatically by
reading the I2C0SSTA register.
4
Slave receive FIFO overflow. Set automatically if
the slave receive FIFO is overflowing. Cleared
automatically by reading the I2C0SSTA register.
3
Slave receive IRQ. Set after receiving data.
Cleared automatically by reading the I2C0SRX
register or flushing the FIFO.
2
Slave transmit IRQ. Set at the end of a trans-
mission. Cleared automatically by writing to the
I2C0STX register.
1
Slave transmit FIFO underflow. Set automatically if
the slave transmit FIFO is underflowing. Cleared
automatically by writing to the I2C0SSTA register.
0
Slave transmit FIFO not full. Set automatically if
the slave transmit FIFO is not full. Cleared auto-
matically by writing twice to the I2C0STX register.
Table 130. I2CxSRX Registers
Name
Address
Default Value
Access
I2C0SRX
0xFFFF0808
0x00
R
I2C1SRX
0xFFFF0908
0x00
R
I2CxSRX are receive registers for the slave channel.
Table 131. I2CxSTX Registers
Name
Address
Default Value
Access
I2C0STX
0xFFFF080C
0x00
W
I2C1STX
0xFFFF090C
0x00
W
I2CxSTX are transmit registers for the slave channel.
Table 132. I2CxMRX Registers
Name
Address
Default Value
Access
I2C0MRX
0xFFFF0810
0x00
R
I2C1MRX
0xFFFF0910
0x00
R
I2CxMRX are receive registers for the master channel.
Table 133. I2CxMTX Registers
Name
Address
Default Value
Access
I2C0MTX
0xFFFF0814
0x00
W
I2C1MTX
0xFFFF0914
0x00
W
I2CxMTX are transmit registers for the master channel.
Table 134. I2CxCNT Registers
Name
Address
Default Value
Access
I2C0CNT
0xFFFF0818
0x00
R/W
I2C1CNT
0xFFFF0918
0x00
R/W
I2CxCNT are 3-bit, master receive, data count registers. If a master
read transfer sequence is initiated, the I2CxCNT registers denote
the number of bytes (1) to be read from the slave device. By
default, this counter is 0, which corresponds to the one byte
expected.
Table 135. I2CxADR Registers
Name
Address
Default Value
Access
I2C0ADR
0xFFFF081C
0x00
R/W
I2C1ADR
0xFFFF091C
0x00
R/W
I2CxADR are master address byte registers. The I2CxADR
value is the device address that the master wants to commun-
icate with. It automatically transmits at the start of a master
transfer sequence if there is no valid data in the I2CxMTX
register when the master enable bit is set.
Table 136. I2CxBYTE Registers
Name
Address
Default Value
Access
I2C0BYTE
0xFFFF0824
0x00
R/W
I2C1BYTE
0xFFFF0924
0x00
R/W
I2CxBYTE are broadcast byte registers. Data written to these
registers does not go through the TxFIFO. This data is transmitted
at the start of a transfer sequence before the address. After the
byte is transmitted and acknowledged, the I2C expects another
byte written in I2CxBYTE or an address written to the address
register.
相关PDF资料
PDF描述
AD7501SE IC MULTIPLEXER 8X1 20CLCC
ADUC7029BBCZ62I-RL IC MCU 12BIT 62KB FLASH 49BGA
AD8111ASTZ IC VIDEO CROSSPOINT SWIT 80LQFP
AD7510DISQ IC SWITCH QUAD SPST 16CDIP
AD7512DISQ IC SWITCH DUAL SPDT 14CDIP
相关代理商/技术参数
参数描述
ADUC702X 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC702X_1 制造商:AD 制造商全称:Analog Devices 功能描述:Precision Analog Microcontroller 12-bit Analog I/O, ARM7TDMI MCU
ADUC7030 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Precision Battery Sensor For Automotive
ADUC7030BCPZ-8V 功能描述:IC BATT SENSOR PREC AUTO 48LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND
ADUC7030BCPZ-8V-RL 制造商:Analog Devices 功能描述: 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Tape and Reel
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*