- 您现在的位置：买卖IC网 > PDF目录11206 > ADUC7060BSTZ32-RL (Analog Devices Inc)IC ARM7 MCU FLASH 32K 48LQFP PDF资料下载
参数资料
| 型号： | ADUC7060BSTZ32-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 69/108页 |
| 文件大小： | 0K |
| 描述： | IC ARM7 MCU FLASH 32K 48LQFP |
| 产品变化通告： | ADuC7060/1 Idd Specification Change 01/Feb/2010 |
| 设计资源： | 4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145) Low power, Long Range, ISM Wireless Measuring Node (CN0164) |
| 标准包装： | 2,000 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 10MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | POR，PWM，温度传感器，WDT |
| 输入/输出数： | 14 |
| 程序存储器容量： | 32KB（16K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 2.375 V ~ 2.625 V |
| 数据转换器： | A/D 5x24b，8x24b，D/A 1x14b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 48-LQFP |
| 包装： | 带卷 (TR) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
Data Sheet
ADuC7060/ADuC7061
Rev. D | Page 63 of 108
IRQCONN
The IRQCONN register is the IRQ and FIQ control register. It
contains two active bits: the first to enable nesting and
prioritization of IRQ interrupts, and the other to enable nesting
and prioritization of FIQ interrupts.
If these bits are cleared, FIQs and IRQs can still be used, but it is
not possible to nest IRQs or FIQs. Neither is it possible to set an
interrupt source priority level. In this default state, an FIQ does
have a higher priority than an IRQ.
IRQCONN Register
Name:
IRQCONN
Address:
0xFFFF0030
Default value: 0x00000000
Access:
Read and write
Table 72. IRQCONN MMR Bit Designations
Bit
Name
Description
31:2
Reserved
These bits are reserved and should not be
written to.
1
ENFIQN
Setting this bit to 1 enables nesting of FIQ
interrupts. Clearing this bit means no nesting
or prioritization of FIQs is allowed.
0
ENIRQN
Setting this bit to 1 enables nesting of IRQ
interrupts. Clearing this bit means no nesting
or prioritization of IRQs is allowed.
IRQSTAN
If IRQCONN[0] is asserted and IRQVEC is read, then one of
these bits is asserted. The bit that asserts depends on the
priority of the IRQ. If the IRQ is of Priority 0, then Bit 0 asserts;
Priority 1, then Bit 1 asserts; and so forth. When a bit is set in
this register, all interrupts of that priority and lower are blocked.
To clear a bit in this register, all bits of a higher priority must be
cleared first. It is possible to clear only one bit at a time. For
example, if this register is set to 0x09, writing 0xFF changes the
register to 0x08, and writing 0xFF a second time changes the
register to 0x00.
IRQSTAN Register
Name:
IRQSTAN
Address:
0xFFFF003C
Default value: 0x00000000
Access:
Read and write
Table 73. IRQSTAN MMR Bit Designations
Bit
Name
Description
31:8
Reserved
These bits are reserved and should not be
written to.
7:0
Setting this bit to 1 enables nesting of FIQ
interrupts. Clearing this bit means no nesting
or prioritization of FIQs is allowed.
FIQVEC
The FIQ interrupt vector register, FIQVEC, points to a memory
address containing a pointer to the interrupt service routine of
the currently active FIQ. This register should be read only when
an FIQ occurs and FIQ interrupt nesting has been enabled by
setting Bit 1 of the IRQCONN register.
FIQVEC Register
Name:
FIQVEC
Address:
0xFFFF011C
Default value:
0x00000000
Access:
Read only
Table 74. FIQVEC MMR Bit Designations
Bit
Access
Initial
Value
Description
31:23
Read only
0
Always read as 0.
22:7
Read only
0
IRQBASE register value.
6:2
0
Highest priority FIQ source. This is
a value between 0 to 19 that
represents the possible interrupt
sources. For example, if the
highest currently active FIQ is
Timer1, then these bits are
[01000].
1:0
Reserved
0
Reserved bits.
相关PDF资料 |
PDF描述 |
|---|---|
| ADV3202ASWZ | IC CROSSPOINT SWIT 32X16 176LQFP |
| AD7506SQ | IC MULTIPLEXER 16X1 28CDIP |
| VI-B3T-IW-F2 | CONVERTER MOD DC/DC 6.5V 100W |
| VI-B3V-IX-F4 | CONVERTER MOD DC/DC 5.8V 75W |
| VI-B3V-IX-F3 | CONVERTER MOD DC/DC 5.8V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7061BCPZ32 | 功能描述:IC MCU 16/32BIT 32KB 32LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC7061BCPZ32-RL | 功能描述:IC MCU 16/32BIT 32KB 32LFCSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC7xxx 标准包装:38 系列:Encore!® XP® 核心处理器:eZ8 芯体尺寸:8-位 速度:5MHz 连通性:IrDA，UART/USART 外围设备:欠压检测/复位，LED，POR，PWM，WDT 输入/输出数:16 程序存储器容量:4KB（4K x 8） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:1K x 8 电压 - 电源 (Vcc/Vdd):2.7 V ~ 3.6 V 数据转换器:- 振荡器型:内部 工作温度:-40°C ~ 105°C 封装/外壳:20-SOIC（0.295"，7.50mm 宽） 包装:管件 其它名称:269-4116Z8F0413SH005EG-ND |
| ADUC70SMARTLINKRL7 | 制造商:Analog Devices 功能描述: |
| ADUC70TEL | 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays |
| ADUC70TEL-RL7 | 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。