- 您现在的位置：买卖IC网 > PDF目录12016 > ADUC841BSZ62-3 (Analog Devices Inc)IC ADC/DAC 12BIT W/MCU 52-MQFP PDF资料下载
参数资料
| 型号： | ADUC841BSZ62-3 |
| 厂商： | Analog Devices Inc |
| 文件页数： | 72/88页 |
| 文件大小： | 0K |
| 描述： | IC ADC/DAC 12BIT W/MCU 52-MQFP |
| 产品培训模块： | Process Control |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC8xx |
| 核心处理器： | 8052 |
| 芯体尺寸： | 8-位 |
| 速度： | 8.38MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | DMA，PSM，PWM，温度传感器，WDT |
| 输入/输出数： | 32 |
| 程序存储器容量： | 62KB（62K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 2.25K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 3.6 V |
| 数据转换器： | A/D 8x12b，D/A 2x12b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 52-QFP |
| 包装： | 托盘 |
| 产品目录页面： | 738 (CN2011-ZH PDF) |
| 配用： | EVAL-ADUC841QSZ-ND - KIT DEV FOR ADUC841 QUICK START |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
ADuC841/ADuC842/ADuC843
Rev. 0 | Page 74 of 88
Power Consumption
The currents consumed by the various sections of the part are
shown in Table 40. The core values given represent the current
drawn by DVDD, while the rest (ADC, DAC, voltage ref) are
pulled by the AVDD pin and can be disabled in software when
not in use. The other on-chip peripherals (such as the watchdog
timer and the power supply monitor) consume negligible
current, and are therefore lumped in with the core operating
current here. Of course, the user must add any currents sourced
by the parallel and serial I/O pins, and sourced by the DAC, in
order to determine the total current needed at the supply pins.
Also, current drawn from the DVDD supply increases by approxi-
mately 10 mA during Flash/EE erase and program cycles.
Table 40. Typical IDD of Core and Peripherals
VDD = 5 V
VDD = 3 V
Core(Normal Mode)
(2.2 nA
× MCLK)
(1.4 nA
× MCLK)
ADC
1.7 mA
DAC (Each)
250 A
200 A
Voltage Ref
200 A
150 A
Since operating DVDD current is primarily a function of clock
speed, the expressions for core supply current in Table 40 are
given as functions of MCLK, the core clock frequency. Plug in a
value for MCLK in hertz to determine the current consumed by
the core at that oscillator frequency. Since the ADC and DACs
can be enabled or disabled in software, add only the currents
from the peripherals you expect to use. And again, do not forget
to include current sourced by I/O pins, serial port pins, DAC
outputs, and so forth, plus the additional current drawn during
Flash/EE erase and program cycles. A software switch allows the
chip to be switched from normal mode into idle mode, and also
into full power-down mode. Brief descriptions of idle and
power-down modes follow.
Power Saving Modes
In idle mode, the oscillator continues to run, but the core clock
generated from the PLL is halted. The on-chip peripherals
continue to receive the clock, and remain functional. The CPU
status is preserved with the stack pointer and program counter,
and all other internal registers maintain their data during idle
mode. Port pins and DAC output pins retain their states in this
mode. The chip recovers from idle mode upon receiving any
enabled interrupt, or upon receiving a hardware reset.
In full power-down mode, both the PLL and the clock to the
core are stopped. The on-chip oscillator can be halted or can
continue to oscillate, depending on the state of the oscillator
power-down bit in the PLLCON SFR. The TIC, being driven
directly from the oscillator, can also be enabled during power-
down. All other on-chip peripherals are, however, shut down.
Port pins retain their logic levels in this mode, but the DAC
output goes to a high impedance state (three-state). During full
power-down mode, the part consumes a total of approximately
20 A. There are five ways of terminating power-down mode:
Asserting the RESET Pin (Pin 15)
Returns to normal mode. All registers are set to their default
state and program execution starts at the reset vector once the
RESET pin is de-asserted.
Cycling Power
All registers are set to their default state and program execution
starts at the reset vector approximately 128 ms later.
Time Interval Counter (TIC) Interrupt
Power-down mode is terminated, and the CPU services the TIC
interrupt. The RETI at the end of the TIC ISR returns the core
to the instruction after the one that enabled power-down.
I2C or SPI Interrupt
Power-down mode is terminated, and the CPU services the
I2C/SPI interrupt. The RETI at the end of the ISR returns the
core to the instruction after the one that enabled power-down.
Note that the I2C/SPI power-down interrupt enable bit (SERIPD)
in the PCON SFR must be set to allow this mode of operation.
INT0 Interrupt
Power-down mode is terminated, and the CPU services the
INT0 interrupt. The RETI at the end of the ISR returns the core
to the instruction after the one that enabled power-down. The
INT0 pin must not be driven low during or within two machine
cycles of the instruction that initiates power-down mode. Note
that the INT0 power-down interrupt enable bit (INT0PD) in
the PCON SFR must be set to allow this mode of operation.
Power-On Reset (POR)
An internal POR is implemented on the ADuC841/ADuC842/
ADuC843.
3 V Part
For DVDD below 2.45 V, the internal POR holds the part in reset.
As DVDD rises above 2.45 V, an internal timer times out for
approximately 128 ms before the part is released from reset. The
user must ensure that the power supply has reached a stable
2.7 V minimum level by this time. Likewise on power-down, the
internal POR holds the part in reset until the power supply has
dropped below 1 V. Figure 82 illustrates the operation of the
internal POR in detail.
128ms TYP
1.0V TYP
128ms TYP
2.45V TYP
1.0V TYP
INTERNAL
CORE RESET
DVDD
03260-0-082
Figure 82. Internal POR Operation
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC847BSZ62-5 | IC FLASH MCU W/24BIT ADC 52-MQFP |
| VJ1825Y333JBGAT4X | CAP CER 0.033UF 1KV 5% X7R 1825 |
| VJ2220Y684KBCAT4X | CAP CER 0.68UF 200V 10% X7R 2220 |
| VI-JTV-IY-F3 | CONVERTER MOD DC/DC 5.8V 50W |
| VI-JTT-IY-F1 | CONVERTER MOD DC/DC 6.5V 50W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC841BSZ62-5 | 功能描述:IC ADC/DAC 12BIT W/MCU 52-MQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:MicroConverter® ADuC8xx 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| ADUC841BSZ62-5 | 制造商:Analog Devices 功能描述:8-Bit Microcontroller IC |
| ADUC842 | 制造商:AD 制造商全称:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC842BCP | 制造商:AD 制造商全称:Analog Devices 功能描述:12- Bit ADCs and DACs with Embedded Hi-Speed 62KB FLASH MCU |
| ADUC842BCP32-3 | 制造商:Rochester Electronics LLC 功能描述:8BIT CISC 62KB FLASH 16.7MHZ 3.3V 56LFCSP - Bulk 制造商:Analog Devices 功能描述: |
发布紧急采购，3分钟左右您将得到回复。