- 您现在的位置：买卖IC网 > PDF目录21375 > ADUM6200ARIZ (Analog Devices Inc)IC ISOLATOR DGTL 2CH 16SOIC PDF资料下载
参数资料
| 型号： | ADUM6200ARIZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 21/28页 |
| 文件大小： | 0K |
| 描述： | IC ISOLATOR DGTL 2CH 16SOIC |
| 标准包装： | 37 |
| 系列： | IsoPower®, iCoupler® |
| 输入 - 1 侧/2 侧： | 2/0 |
| 通道数： | 2 |
| 电源电压： | 3.3V，5V |
| 电压 - 隔离： | 5000Vrms |
| 数据速率： | 1Mbps |
| 传输延迟： | 100ns |
| 输出类型： | 逻辑 |
| 封装/外壳： | 16-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 16-SOIC-IC |
| 包装： | 管件 |
| 工作温度： | -40°C ~ 105°C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页当前第21页第22页第23页第24页第25页第26页第27页第28页
Data Sheet
To determine I ISO(LOAD) in Equation 2, additional secondary
side output current (I AOD ) is subtracted from I ISO(MAX) on a
per-channel basis.
For each output channel with C L greater than 15 pF, the
additional capacitive supply current is given by
ADuM6200/ADuM6201/ADuM6202
During application of power to V DD1 , the primary side circuitry
is held idle until the UVLO preset voltage is reached. At that
time, the data channels initialize to their default low output
state until they receive data pulses from the secondary side.
When the primary side is above the UVLO threshold, the data
I AOD = 0.5 × 10 × (( C L ? 15) × V ISO ) × ( 2f ? f r ); f > 0.5 f r
?3
where:
C L is the output load capacitance (pF).
V ISO is the output supply voltage (V).
f is the input logic signal frequency (MHz); it is half the input
data rate expressed in units of Mbps.
f r is the input channel refresh rate (Mbps).
CURRENT-LIMIT AND THERMAL OVERLOAD
PROTECTION
(3)
input channels sample their inputs and begin sending encoded
pulses to the inactive secondary output channels. The outputs
on the primary side remain in their default low state because no
data comes from the secondary side inputs until secondary side
power is established. The primary side oscillator also begins to
operate, transferring power to the secondary power circuits.
The secondary V ISO voltage is below its UVLO limit at this point;
the regulation control signal from the secondary side is not being
generated. The primary side power oscillator is allowed to free
run under these conditions, supplying the maximum amount of
The ADuM620x is protected against damage due to excessive
power dissipation by thermal overload protection circuits.
Thermal overload protection limits the junction temperature to
a maximum of 150°C (typical). Under extreme conditions (that
is, high ambient temperature and power dissipation), when the
junction temperature starts to rise above 150°C, the PWM is
turned off, turning off the output current. When the junction
temperature drops below 130°C (typical), the PWM turns on
again, restoring the output current to its nominal value.
Consider the case where a hard short from V ISO to ground occurs.
At first, the ADuM620x reaches its maximum current, which is
proportional to the voltage applied at V DD1 . Power dissipates on
the primary side of the converter (see Figure 12). If self-heating
of the junction becomes great enough to cause its temperature
to rise above 150°C, thermal shutdown is activated, turning off
the PWM and turning off the output current. As the junction
temperature cools and drops below 130°C, the PWM turns on
and power dissipates again on the primary side of the converter,
causing the junction temperature to rise to 150°C again. This
thermal oscillation between 130°C and 150°C causes the part
to cycle on and off as long as the short remains at the output.
Thermal limit protections are intended to protect the device
against accidental overload conditions. For reliable operation,
externally limit device power dissipation to prevent junction
temperatures from exceeding 130°C.
POWER CONSIDERATIONS
The ADuM6200 / ADuM6201 / ADuM6202 power input, data
input channels on the primary side, and data input channels on
the secondary side are all protected from premature operation
by undervoltage lockout (UVLO) circuitry. Below the minimum
operating voltage, the power converter holds its oscillator inactive,
and all input channel drivers and refresh circuits are idle. Outputs
remain in a high impedance state to prevent transmission of
undefined states during power-up and power-down operations.
power to the secondary side.
As the secondary side voltage rises to its regulation setpoint,
a large inrush current transient is present at V DD1 . When the
regulation point is reached, the regulation control circuit pro-
duces the regulation control signal that modulates the oscillator
on the primary side. The V DD1 current is then reduced and is
proportional to the load current. The inrush current is less than
the short-circuit current shown in Figure 12. The duration of
the inrush current depends on the V ISO loading conditions and
on the current and voltage available at the V DD1 pin.
As the secondary side converter begins to accept power from the
primary, the V ISO voltage starts to rise. When the secondary side
UVLO is reached, the secondary side outputs are initialized to
their default low state until data is received from the correspond-
ing primary side input. It can take up to 1 μs after the secondary
side is initialized for the state of the output to correlate to the
primary side input.
Secondary side inputs sample their state and transmit it to the
primary side. Outputs are valid about 1 μs after the secondary
side becomes active.
Because the rate of charge of the secondary side power supply is
dependent on loading conditions, the input voltage, and the output
voltage level selected, take care that the design allows the con-
verter sufficient time to stabilize before valid data is required.
When power is removed from V DD1 , the primary side converter
and coupler shut down when the UVLO level is reached. The
secondary side stops receiving power and starts to discharge.
The outputs on the secondary side hold the last state that they
received from the primary side. Either the UVLO level is reached
and the outputs are placed in their high impedance state, or the
outputs detect a lack of activity from the primary side inputs
and the outputs are set to their default low value before the
secondary power reaches UVLO.
Rev. C | Page 21 of 28
相关PDF资料 |
PDF描述 |
|---|---|
| 1-644563-0 | CONN RECEPT 10POS 24AWG MTA100 |
| 1-643816-0 | CONN RECEPT 10POS 28AWG MTA100 |
| 1589T24C1 | POWER STRIP 24" 20A 8OUT 6'CR |
| YC164-JR-07620KL | RES ARRAY 620K OHM 4 RES 1206 |
| ADUM6201ARIZ | IC ISOLATOR DGTL 2CH 16SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUM6200ARIZ-RL | 功能描述:IC ISOLATOR DGTL 2CH 16SOIC RoHS:是 类别:隔离器 >> 数字隔离器 系列:IsoPower®, iCoupler® 产品培训模块:IsoLoop® Isolator 标准包装:50 系列:IsoLoop® 输入 - 1 侧/2 侧:5/0 通道数:5 电源电压:3 V ~ 5.5 V 电压 - 隔离:2500Vrms 数据速率:110Mbps 传输延迟:12ns 输出类型:CMOS 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:管件 工作温度:-40°C ~ 85°C 其它名称:390-1053-5 |
| ADUM6200ARWZ | 功能描述:ISOLAT DGTL 5KVRMS 2CH 16SOIC-W RoHS:是 类别:隔离器 >> 数字隔离器 系列:IsoPower®, iCoupler® 产品培训模块:IsoLoop® Isolator 标准包装:50 系列:IsoLoop® 输入 - 1 侧/2 侧:5/0 通道数:5 电源电压:3 V ~ 5.5 V 电压 - 隔离:2500Vrms 数据速率:110Mbps 传输延迟:12ns 输出类型:CMOS 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:管件 工作温度:-40°C ~ 85°C 其它名称:390-1053-5 |
| ADUM6200ARWZ-RL | 功能描述:隔离器接口集成电路 kV 2-Ch Isolator w/ Int DC/DC Converter RoHS:否 制造商:Texas Instruments 通道数量:2 传播延迟时间: 电源电压-最大:5.5 V 电源电压-最小:3 V 电源电流:3.6 mA 功率耗散: 最大工作温度:+ 125 C 安装风格: 封装 / 箱体:SOIC-8 封装:Tube |
| ADUM6200CRIZ | 功能描述:ISOLATED DC-DC CONV 2CH 16SOIC RoHS:是 类别:隔离器 >> 数字隔离器 系列:IsoPower®, iCoupler® 产品培训模块:IsoLoop® Isolator 标准包装:50 系列:IsoLoop® 输入 - 1 侧/2 侧:5/0 通道数:5 电源电压:3 V ~ 5.5 V 电压 - 隔离:2500Vrms 数据速率:110Mbps 传输延迟:12ns 输出类型:CMOS 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:管件 工作温度:-40°C ~ 85°C 其它名称:390-1053-5 |
| ADUM6200CRIZ-RL | 功能描述:IC ISOLATOR DGTL 2CH 16SOIC RoHS:是 类别:隔离器 >> 数字隔离器 系列:IsoPower®, iCoupler® 产品培训模块:IsoLoop® Isolator 标准包装:50 系列:IsoLoop® 输入 - 1 侧/2 侧:5/0 通道数:5 电源电压:3 V ~ 5.5 V 电压 - 隔离:2500Vrms 数据速率:110Mbps 传输延迟:12ns 输出类型:CMOS 封装/外壳:16-SOIC（0.154"，3.90mm 宽） 供应商设备封装:16-SOIC N 包装:管件 工作温度:-40°C ~ 85°C 其它名称:390-1053-5 |
发布紧急采购，3分钟左右您将得到回复。