参数资料
型号: ADV7125KSTZ140
厂商: Analog Devices Inc
文件页数: 4/16页
文件大小: 0K
描述: IC DAC VIDEO 3-CH 140MHZ 48LQFP
产品培训模块: Data Converter Fundamentals
DAC Architectures
标准包装: 1
位数: 8
转换器数目: 3
电压电源: 单电源
功率耗散(最大): 30mW
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 48-LQFP
供应商设备封装: 48-LQFP(7x7)
包装: 托盘
输出数目和类型: 6 电流,单极
采样率(每秒): 140M
产品目录页面: 786 (CN2011-ZH PDF)
ADV7125
Rev. C | Page 12 of 16
Table 7. Typical Video Output Truth Table (RSET = 530 Ω, RLOAD = 37.5 Ω)
Video Output Level
IOG (mA)
IOR/IOB (mA)
SYNC
BLANK
DAC Input Data
White Level
26.0
0
18.67
0
1
0xFFH
Video
Video + 7.2
18.67 Video
Video
18.67 Video
1
Data
Video to BLANK
Video
18.67 Video
Video
18.67 Video
0
1
Data
Black Level
7.2
18.67
0
18.67
1
0x00H
Black to BLANK
0
18.67
0
18.67
0
1
0x00H
BLANK Level
7.2
18.67
0
18.67
1
0
0xXXH (don’t care)
SYNC Level
0
18.67
0
18.67
0
0xXXH (don’t care)
VIDEO SYNCHRONIZATION AND CONTROL
The ADV7125 has a single composite sync (SYNC) input
control. Many graphics processors and CRT controllers have the
ability to generate horizontal sync (HSYNC), vertical sync
(VSYNC), and composite SYNC.
In a graphics system that does not automatically generate a
composite SYNC signal, the inclusion of some additional logic
circuitry enables the generation of a composite SYNC signal.
The sync current is internally connected directly to the IOG
output, thus encoding video synchronization information onto
the green video channel. If it is not required to encode sync
information onto the ADV7125, the SYNC input should be tied
to logic low.
REFERENCE INPUT
The ADV7125 contains an on-board voltage reference. The VREF
pin should be connected as shown in Figure 10.
A resistance, RSET, connected between the RSET pin and GND,
determines the amplitude of the output video level according to
Equation 1 and Equation 2 for the ADV7125.
IOG (mA) = 11,444.8 × VREF (V)/RSET (Ω)
(1)
IOR, IOB (mA) = 7989.6 × VREF (V)/RSET (Ω)
(2)
Equation 1 applies to the ADV7125 only, when SYNC is being
used. If SYNC is not being encoded onto the green channel,
Equation 1 is similar to Equation 2.
Using a variable value of RSET allows for accurate adjustment of
the analog output video levels. Use of a fixed 560 Ω RSET resistor
yields the analog output levels quoted in the Specifications section.
These values typically correspond to the RS-343A video wave-
form values, as shown in Figure 5.
DACS
The ADV7125 contains three matched 8-bit DACs. The DACs
are designed using an advanced, high speed, segmented architec-
ture. The bit currents corresponding to each digital input are
routed to either the analog output (bit = 1) or GND (bit = 0)
by a sophisticated decoding scheme. Because all this circuitry
is on one monolithic device, matching between the three DACs
is optimized. As well as matching, the use of identical current
sources in a monolithic design guarantees monotonicity and
low glitch. The on-board operational amplifier stabilizes the
full-scale output current against temperature and power supply
variations.
ANALOG OUTPUTS
The ADV7125 has three analog outputs, corresponding to the
red, green, and blue video signals.
The red, green, and blue analog outputs of the ADV7125 are
high impedance current sources. Each one of these three RGB
current outputs is capable of directly driving a 37.5 Ω load, such
as a doubly terminated 75 Ω coaxial cable. Figure 6 shows the
required configuration for each of the three RGB outputs
connected into a doubly terminated 75 Ω load. This arrangement
develops RS-343A video output voltage levels across a 75 Ω
monitor.
A suggested method of driving RS-170 video levels into a 75 Ω
monitor is shown in Figure 7. The output current levels of the
DACs remain unchanged, but the source termination resistance,
ZS, on each of the three DACs is increased from 75 Ω to 150 Ω.
IOR, IOG, IOB
ZS = 75
(SOURCE
TERMINATION)
TERMINATION REPEATED THREE TIMES
FOR RED, GREEN, AND BLUE DACs
ZL = 75
(MONITOR)
Z0 = 75
(CABLE)
DACs
03
09
7-
00
6
Figure 6. Analog Output Termination for RS-343A
IOR, IOG, IOB
ZS = 150
(SOURCE
TERMINATION)
TERMINATION REPEATED THREE TIMES
FOR RED, GREEN, AND BLUE DACs
ZL = 75
(MONITOR)
Z0 = 75
(CABLE)
DACs
03
09
7-
00
7
Figure 7. Analog Output Termination for RS-170
More detailed information regarding load terminations for
various output configurations, including RS-343A and RS-170,
is available in the AN-205 Application Note, Video Formats and
Required Load Terminations, available from Analog Devices at
相关PDF资料
PDF描述
VE-26N-MW-F2 CONVERTER MOD DC/DC 18.5V 100W
AD5420AREZ IC DAC 16BIT 1CH SER 24TSSOP
VI-B0V-MY-F4 CONVERTER MOD DC/DC 5.8V 50W
VE-26N-MW-F1 CONVERTER MOD DC/DC 18.5V 100W
AD5453YRMZ-REEL7 IC DAC 14BIT MULTIPLYING 8-MSOP
相关代理商/技术参数
参数描述
ADV7125KSTZ140 制造商:Analog Devices 功能描述:D/A Converter (D-A) IC
ADV7125KSTZ50 功能描述:IC DAC VIDEO 3-CH 50MHZ 48LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:50 系列:- 设置时间:4µs 位数:12 数据接口:串行 转换器数目:2 电压电源:单电源 功率耗散(最大):- 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:8-TSSOP,8-MSOP(0.118",3.00mm 宽) 供应商设备封装:8-uMAX 包装:管件 输出数目和类型:2 电压,单极 采样率(每秒):* 产品目录页面:1398 (CN2011-ZH PDF)
ADV7125KSTZ50 制造商:Analog Devices 功能描述:D/A Converter (D-A) IC
ADV7125KSTZ50-REEL 功能描述:IC DAC VIDEO 3CH 330MHZ 48-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 产品培训模块:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色产品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 标准包装:91 系列:- 设置时间:4µs 位数:10 数据接口:MICROWIRE?,串行,SPI? 转换器数目:8 电压电源:单电源 功率耗散(最大):2.7mW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:14-WFDFN 裸露焊盘 供应商设备封装:14-DFN-EP(4x3) 包装:管件 输出数目和类型:8 电压,单极 采样率(每秒):*
ADV7125WBCPZ170 功能描述:IC DAC VIDEO 3-CH 330MHZ 48VFQFN RoHS:是 类别:集成电路 (IC) >> 数据采集 - 数模转换器 系列:- 标准包装:47 系列:- 设置时间:2µs 位数:14 数据接口:并联 转换器数目:1 电压电源:单电源 功率耗散(最大):55µW 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:管件 输出数目和类型:1 电流,单极;1 电流,双极 采样率(每秒):*