参数资料
型号: ADV7171KSZ
厂商: Analog Devices Inc
文件页数: 11/64页
文件大小: 0K
描述: IC DAC VIDEO ENC NTSC 44-MQFP
产品培训模块: Interfacing AV Converters to Blackfin Processors
标准包装: 1
类型: 视频编码器
应用: 机顶盒,视频播放器
电压 - 电源,模拟: 4.75 V ~ 5.25 V
安装类型: 表面贴装
封装/外壳: 44-QFP
供应商设备封装: 44-MQFP(10x10)
包装: 托盘
产品目录页面: 786 (CN2011-ZH PDF)
ADV7170/ADV7171
Rev. C | Page 19 of 64
HSYNC
FIELD/VSYNC
CLOCK
GREEN/LUMA/Y
RED/CHROMA/V
BLUE/COMPOSITE/U
COMPOSITE
ADV7170/ADV7171
P7–P0
SCRESET/RTC
H/LTRANSITION
COUNT START
LOW
128
RTC
TIME SLOT: 01
14
67 68
NOT USED IN
ADV7170/ADV7171
19
VALID
SAMPLE
INVALID
SAMPLE
FSCPLL INCREMENT
1
8/LLC
5 BITS
RESERVED
SEQUENCE
BIT2
RESET
BIT3
RESERVED
4 BITS
RESERVED
21
0
13
14 BITS
RESERVED
0
VIDEO
DECODER
(FOR EXAMPLE,
ADV7185)
COMPOSITE VIDEO
(FOR EXAMPLE,
VCR OR CABLE)
NOTES:
1F
SCPLL INCREMENT IS 22 BITS LONG, VALUE LOADED INTO ADV7170/ADV7171 FSC DDS REGISTER IS
FSCPLL INCREMENTS BITS 21:0 PLUS BITS 0:9 OF SUBCARRIER FREQUENCY REGISTERS. ALL ZEROS SHOULD
BE WRITTEN TO THE SUBCARRIER FREQUENCY REGISTERS OF THE ADV7170/ADV7171.
2SEQUENCE BIT
PAL: 0 = LINE NORMAL, 1 = LINE INVERTED
NTSC: 0 = NO CHANGE
3RESET BIT
RESET ADV7170/ADV7171 DDS
00221-019
Figure 19. RTC Timing and Connections
Vertical Blanking Data Insertion
It is possible to allow encoding of incoming YCbCr data on
those lines of VBI that do not bear line sync or pre-/post-
equalization pulses (see Figure 21 to Figure 32). This mode of
operation is called “partial blanking” and is selected by setting
MR32 to 1. It allows the insertion of any VBI data (opened VBI)
into the encoded output waveform. This data is present in the
digitized incoming YcbCr data stream (for example, WSS data,
CGMS, VPS, and so on). Alternatively, the entire VBI may be
blanked (no VBI data inserted) on these lines by setting MR32
to 0.
Mode 0 (CCIR-656): Slave Option
(Timing Register 0 TR0 = X X X X X 0 0 0)
The ADV7170/ADV7171 are controlled by the SAV (start active
video) and EAV (end active video) time codes in the pixel data.
All timing information is transmitted using a 4-byte synchroni-
zation pattern. A synchronization pattern is sent immediately
before and after each line during active picture and retrace.
Mode 0 is shown in Figure 20. The HSYNC, FIELD/VSYNC,
and BLANK (if not used) pins should be tied high during this
mode.
Y
C
r
Y
F
0
X
Y
8
0
1
0
8
0
1
0
F
0
F
A
B
A
B
A
B
8
0
1
0
8
0
1
0
F
0
X
Y
C
b
Y C
r
C
b
Y
C
b
Y
C
r
EAV CODE
SAV CODE
ANCILLARY DATA
(HANC)
4 CLOCK
268 CLOCK
1440 CLOCK
4 CLOCK
280 CLOCK
1440 CLOCK
END OF ACTIVE
VIDEO LINE
START OF ACTIVE
VIDEO LINE
ANALOG
VIDEO
INPUT PIXELS
NTSC/PAL M SYSTEM
(525 LINES/60Hz)
PAL SYSTEM
(625 LINES/50Hz)
Y
00221-020
Figure 20. Timing Mode 0 (Slave Mode)
相关PDF资料
PDF描述
VI-21P-IY-F4 CONVERTER MOD DC/DC 13.8V 50W
VI-21P-IY-F3 CONVERTER MOD DC/DC 13.8V 50W
VI-25K-CU-S CONVERTER MOD DC/DC 40V 200W
VE-23X-IY-F4 CONVERTER MOD DC/DC 5.2V 50W
VI-21N-IY-F1 CONVERTER MOD DC/DC 18.5V 50W
相关代理商/技术参数
参数描述
ADV7171KSZ 制造商:Analog Devices 功能描述:IC, VIDEO ENCODER, 10BIT, MQFP-44
ADV7171KSZ-REEL 功能描述:IC DAC VIDEO ENC NTSC 44-MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编码器,解码器,转换器 系列:- 产品变化通告:Development Systems Discontinuation 26/Apr/2011 标准包装:1 系列:- 类型:编码器 应用:DVB-S.2 系统 电压 - 电源,模拟:- 电压 - 电源,数字:- 安装类型:- 封装/外壳:模块 供应商设备封装:模块 包装:散装 其它名称:Q4645799
ADV7171SU 制造商:AD 制造商全称:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with 10-Bit SSAF⑩ and Advanced Power Management
ADV7171WBSZ-REEL 制造商:AD 制造商全称:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder
ADV7172 制造商:AD 制造商全称:Analog Devices 功能描述:Digital PAL/NTSC Video Encoder with Six DACs 10 Bits, Color Control and Enhanced Power Management