- 您现在的位置：买卖IC网 > PDF目录10965 > ADV7177KSZ (Analog Devices Inc)IC DAC VIDEO NTSC 3-CH 44MQFP PDF资料下载
参数资料
| 型号： | ADV7177KSZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 18/44页 |
| 文件大小： | 0K |
| 描述： | IC DAC VIDEO NTSC 3-CH 44MQFP |
| 产品变化通告： | ADV7xxx Obsolescence 16/Jan/2012 |
| 标准包装： | 96 |
| 类型： | 视频编码器 |
| 应用： | 机顶盒，电视 |
| 电压 - 电源，模拟： | 3 V ~ 3.6 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-QFP |
| 供应商设备封装： | 44-MQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
ADV7177/ADV7178
Rev. C | Page 25 of 44
POWER-ON RESET
After power-up, it is necessary to execute a reset operation. A
reset occurs on the falling edge of a high-to-low transition on
the RESET pin. This initializes the pixel port so that the pixel
inputs, P7 to P0, are selected. After reset, the devices are
automatically set up to operate in NTSC mode. Subcarrier
frequency code 21F07C16HEX is loaded into the subcarrier
frequency registers. All other registers, except Mode Register 0,
are set to 00HEX. All bits in Mode Register 0 are set to Logic 0
except Bit MR02. Bit MR02 of Mode Register 0 is set to Logic 1.
This enables the 7.5 IRE pedestal.
MPU PORT DESCRIPTION
The ADV7178 and ADV7177 support a 2-wire serial (I2C-
compatible) microprocessor bus driving multiple peripherals.
Two inputs, serial data (SDATA) and serial clock (SCLOCK),
carry information between any device connected to the bus.
Each slave device is recognized by a unique address. The
ADV7178 and ADV7177 each have four possible slave
addresses for both read and write operations. These are
unique addresses for each device and are illustrated in
Figure 27 and Figure 28. The LSB sets either a read or write
operation. Logic 1 corresponds to a read operation, while Logic
0 corresponds to a write operation. A1 is set by setting the
ALSB pin of the ADV7177/ ADV7178 to Logic 0 or Logic 1.
To control the various devices on the bus, the following
protocol must be followed. First, the master initiates a data
transfer by establishing a start condition, defined by a high-to-
low transition on SDATA while SCLOCK remains high. This
indicates that an address/data stream follows. All peripherals
respond to the start condition and shift the next eight bits (7-bit
address + R/W bit). The bits transfer from MSB down to LSB.
The peripheral that recognizes the transmitted address
responds by pulling the data line low during the ninth clock
pulse. This is known as an acknowledge bit. All other devices
withdraw from the bus at this point and maintain an idle
condition. The idle condition is where the device monitors the
SDATA and SCLOCK lines waiting for the start condition and
the correct transmitted address. The R/W bit determines the
direction of the data. A Logic 0 on the LSB of the first byte
means that the master writes information to the peripheral. A
Logic 1 on the LSB of the first byte means that the master reads
information from the peripheral.
The ADV7177/ADV7178 act as standard slave devices on the
bus. The data on the SDATA pin is 8 bits long, supporting the
7-bit addresses, plus the R/W bit. The ADV7178 has 36 sub-
addresses and the ADV7177 has 31 subaddresses to enable
access to the internal registers. It therefore interprets the first
byte as the device address and the second byte as the starting
subaddress. The auto-increment of the subaddresses allows
data to be written to or read from the starting subaddress. A
data transfer is always terminated by a stop condition. The
user can also access any unique subaddress register on a one-
by-one basis without having to update all the registers, with one
exception. The subcarrier frequency registers should be updated
in sequence, starting with Subcarrier Frequency Register 0. The
auto-increment function should then be used to increment and
access Subcarrier Frequency Registers 1, 2 and 3. The subcarrier
frequency registers should not be accessed independently.
1
X
1
110
1
A1
ADDRESS
CONTROL
SET UP BY
ALSB
READ/WRITE
CONTROL
0
1
WRITE
READ
00228-027
0
X
00
101
A1
ADDRESS
CONTROL
SET UP BY
ALSB
READ/WRITE
CONTROL
0
1
WRITE
READ
00228-028
Figure 27. ADV7177 Slave Address
Figure 28. ADV7178 Slave Address
相关PDF资料 |
PDF描述 |
|---|---|
| VI-24L-CU-S | CONVERTER MOD DC/DC 28V 200W |
| VI-24K-CU-S | CONVERTER MOD DC/DC 40V 200W |
| VI-24J-CU-S | CONVERTER MOD DC/DC 36V 200W |
| VI-241-CU-S | CONVERTER MOD DC/DC 12V 200W |
| VE-BTR-IX-B1 | CONVERTER MOD DC/DC 7.5V 75W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7177KSZ-REEL | 功能描述:IC DAC VIDEO NTSC 3-CH 44MQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 编码器，解码器，转换器 系列:- 产品变化通告:Development Systems Discontinuation 26/Apr/2011 标准包装:1 系列:- 类型:编码器 应用:DVB-S.2 系统 电压 - 电源，模拟:- 电压 - 电源，数字:- 安装类型:- 封装/外壳:模块 供应商设备封装:模块 包装:散装 其它名称:Q4645799 |
| ADV7178 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Digital CCIR-601 to PAL/NTSC Video Encoder |
| ADV7178KS | 制造商:Analog Devices 功能描述: |
| ADV7178KS-REEL | 制造商:Analog Devices 功能描述: |
| ADV7179 | 制造商:AD 制造商全称:Analog Devices 功能描述:Chip Scale PAL/NTSC Video Encoder with Advanced Power Management |
发布紧急采购，3分钟左右您将得到回复。