- 您现在的位置：买卖IC网 > PDF目录16608 > ADV7393-DBRDZ (Analog Devices Inc)BOARD EVAL FOR ADV7393 PDF资料下载
参数资料
| 型号： | ADV7393-DBRDZ |
| 厂商： | Analog Devices Inc |
| 文件页数： | 30/108页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR ADV7393 |
| 产品变化通告： | ADV734x, ADV739x Feature Improvement |
| 设计资源： | Reconstruction Video Filter Using ADA4430-1 Amplifier After ADV7393 Video Encoder (CN0101) |
| 标准包装： | 1 |
| 系列： | Advantiv® |
| 主要目的： | 视频，视频编码器 |
| 已用 IC / 零件： | ADV7393 |
| 已供物品： | 板 |
| 相关产品： | ADV7393BCPZ-ND - IC DAC VIDEO HDTV 10BIT 40LFCSP ADV7393BCPZ-REEL-ND - IC DAC ENCODER VID HDTV 40-LFCSP |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
ADV7390/ADV7391/ADV7392/ADV7393
Data Sheet
Rev. G | Page 28 of 108
REGISTER MAP ACCESS
A microprocessor can read from or write to all registers of the
ADV739x via the MPU port, except for registers that are
specified as read-only or write-only registers.
The subaddress register determines the register accessed by the
next read or write operation. All communication through the
MPU port starts with an access to the subaddress register. A
read/write operation is then performed from/to the target
address, incrementing to the next address until the transaction
is complete.
REGISTER PROGRAMMING
Table 17 to Table 34 describe the functionality of each register.
All registers can be read from as well as written to, unless
otherwise stated.
SUBADDRESS REGISTER (SR7 TO SR0)
The subaddress register is an 8-bit write-only register. After the
MPU port is accessed and a read/write operation is selected, the
subaddress is set up. The subaddress register determines which
register performs the next operation.
Table 17. Register 0x00
SR7 to
Bit Number
Register
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Setting
Value
0x00
Power
mode
Sleep mode. With this control enabled, the current consumption is
reduced to A level. All DACs and the internal PLL circuit are
disabled. Registers can be read from and written to in sleep mode.
0
Sleep
mode off
0x12
1
Sleep
mode on
PLL and oversampling control. This control allows the internal PLL
circuit to be powered down and the oversampling to be switched off.
0
PLL on
1
PLL off
DAC 3: power on/off.
0
DAC 3 off
1
DAC 3 on
DAC 2: power on/off.
0
DAC 2 off
1
DAC 2 on
DAC 1: power on/off.
0
DAC 1 off
1
DAC 1 on
Reserved.
0
Table 18. Register 0x01 to Register 0x09
SR7 to
Reset
SR0
Register
Bit Description
7
6
5
4
3
2
1
0
Register Setting
Value
0x01
Mode
select
Reserved.
0
0x00
DDR clock edge alignment
DDR modes)
0
Chroma clocked in on rising clock edge and
luma clocked in on falling clock edge.
0
1
Reserved.
1
0
Reserved.
1
Luma clocked in on rising clock edge and
chroma clocked in on falling clock edge.
Reserved
0
Input mode
(see Subaddress 0x30, Bits[7:3]
for ED/HD standard selection)
0
SD input.
0
1
0
1
0
ED/HD-DDR input.
0
1
Reserved.
1
0
Reserved.
1
0
1
Reserved.
1
0
Reserved.
1
ED (at 54 MHz) input.
Reserved
0
相关PDF资料 |
PDF描述 |
|---|---|
| REC5-053.3DRW/H6/C | CONV DC/DC 5W 4.5-9VIN +/-3.3V |
| GBM30DRMI-S288 | CONN EDGECARD 60POS .156 EXTEND |
| RMM08DTKI-S288 | CONN EDGECARD 16POS .156 EXTEND |
| HCC05DREF-S13 | CONN EDGECARD 10POS .100 EXTEND |
| EEC17DREN-S734 | CONN EDGECARD 34POS .100 EYELET |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADV7393EBZ | 制造商:AD 制造商全称:Analog Devices 功能描述:Low Power, Chip Scale 10-Bit SD/HD Video Encoder |
| ADV7393WBCPZ | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Trays |
| ADV7393WBCPZ-REEL | 制造商:Analog Devices 功能描述:LOW POWER, CHIP SCALE 10-BIT SD/HD VIDEO ENCODER - Tape and Reel |
| ADV73946603 | 制造商:LG Corporation 功能描述:Frame Assembly |
| ADV73946604 | 制造商:LG Corporation 功能描述:Frame Assembly |
发布紧急采购，3分钟左右您将得到回复。