- 您现在的位置：买卖IC网 > PDF目录10164 > ADW71205WSTZ-RL (Analog Devices Inc)IC RDC 12BIT W/REF OSC 44LQFP PDF资料下载
参数资料
| 型号： | ADW71205WSTZ-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 6/20页 |
| 文件大小： | 0K |
| 描述： | IC RDC 12BIT W/REF OSC 44LQFP |
| 标准包装： | 1,500 |
| 位数： | 12 |
| 数据接口： | 串行，并联 |
| 转换器数目： | 3 |
| 功率耗散（最大）： | 50mW |
| 电压电源： | 单电源 |
| 工作温度： | -40°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LQFP |
| 供应商设备封装： | 44-LQFP（10x10） |
| 包装： | 带卷 (TR) |
| 输入数目和类型： | 1 个差分，单极 |
AD2S1205
Rev. A | Page 14 of 20
SERIAL INTERFACE
The angular position and velocity are available on the AD2S1205
in two 12-bit registers. These registers can be accessed via a 3-wire
serial interface (SO, RD, and SCLK) that operates at clock rates
of up to 25 MHz and is compatible with SPI and DSP interface
standards. The serial interface is selected by holding the SOE pin
low. Data from the position and velocity integrators are first trans-
ferred to the position and velocity registers using the SAMPLE pin.
The RDVEL pin selects whether data is transferred from the
position or velocity register to the output register, and the CS pin
must be held low to transfer data from the selected register to the
output register. Finally, the RD input is used to read the data that
is clocked out of the output register and is available on the serial
output pin (SO). When the serial interface is selected, DB11 is used
as the serial output pin (SO), DB10 is used as the serial clock input
(SCLK), and Pin DB0 to Pin DB9 are placed into the high imped-
ance state. The timing requirements for the read cycle are described
in
.
SO Output
The output shift register is 16 bits wide. Data is clocked out of
the device as a 16-bit word by the serial clock input (SCLK).
The timing diagram for this operation is shown in Figure 8.
The 16-bit word consists of 12 bits of angular data (position or
velocity, depending on RDVEL input), one RDVEL status bit,
and three status bits (a parity bit, a degradation of signal bit, and
a loss of tracking bit). Data is clocked out MSB first from the
SO pin, beginning with DB15. DB15 through DB4 correspond
to the angular information. The angular position data format
is unsigned binary, with all 0s corresponding to 0° and all 1s cor-
responding to 360° l LSB. The angular velocity data format
is twos complement, with the MSB representing the rotation
direction. DB3 is the RDVEL status bit, with a 1 indicating
position and a 0 indicating velocity. DB2 is DOS, the degradation
of signal flag (refer to the
section). Bit 1
is LOT, the loss of tracking flag (refer to the
section). Bit 0 is PAR, the parity bit. The position and
velocity data are in odd parity format, and the data readback
always contains an odd number of logic highs (1s).
SAMPLE Input
Data is transferred from the position and velocity integrators to
the position and velocity registers, respectively, after a high-to-
low transition on the SAMPLE signal. This pin must be held low
for at least t1 to guarantee correct latching of the data. RD should
not be pulled low before this time because data will not be ready.
The converter continues to operate during the read process.
CS Input
The device is enabled when CS is held low.
RD Input
The 12-bit data bus lines are normally in a high impedance
state. The output buffer is enabled when CS and RD are held
low. The RD input is an edge-triggered input that acts as a frame
synchronization signal and an output enable. On a falling edge of
the RD signal, data is transferred to the output buffer. Data is
then available on the serial output pin (SO); however, it is only
valid after RD is held low for t9. The serial data is clocked out
of the SO pin on the rising edges of SCLK, and each data bit is
available at the SO pin on the falling edge of SCLK. However,
as the MSB is clocked out by the falling edge of RD, the MSB is
available at the SO pin on the first falling edge of SCLK. Each
subsequent bit of the data-word is shifted out on the rising edge
of SCLK and is available at the SO pin on the falling edge of
SCLK for the next 15 clock pulses.
The high-to-low transition of RD must occur during the high
time of the SCLK to avoid DB14 being shifted on the first rising
edge of the SCLK, which would result in the MSB being lost.
RD may rise high after the last falling edge of SCLK. If RD is
held low and additional SCLKs are applied after DB0 has been
read, then 0s will be clocked from the data output. When
reading data continuously, wait a minimum of t5 after RD
is released before reapplying it.
RDVEL Input
RDVEL input is used to select between the angular position
register and the angular velocity register. RDVEL is held high to
select the angular position register and low to select the angular
velocity register. The RDVEL pin must be set (stable) at least t4
before the RD pin is pulled low.
相关PDF资料 |
PDF描述 |
|---|---|
| VE-221-IW-F2 | CONVERTER MOD DC/DC 12V 100W |
| VI-B33-MW-F3 | CONVERTER MOD DC/DC 24V 100W |
| MS3102E16-12S | CONN RCPT 1POS BOX MNT W/SCKT |
| MS27467T15F19SB | CONN PLUG 19POS STRAIGHT W/SCKT |
| MS3106E10SL-4S | CONN PLUG 2POS W/SOCKET SOLDER |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADW71205YSTZ | 功能描述:IC ADC RDC 12BIT W/OSC 44-LQFP RoHS:是 类别:集成电路 (IC) >> 数据采集 - 模数转换器 系列:- 其它有关文件:TSA1204 View All Specifications 标准包装:1 系列:- 位数:12 采样率（每秒）:20M 数据接口:并联 转换器数目:2 功率耗散（最大）:155mW 电压电源:模拟和数字 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:48-TQFP 供应商设备封装:48-TQFP（7x7） 包装:Digi-Reel® 输入数目和类型:4 个单端，单极；2 个差分，单极 产品目录页面:1156 (CN2011-ZH PDF) 其它名称:497-5435-6 |
| ADW71205YSTZ-RL | 功能描述:R/D Converter 12 bit Parallel 44-LQFP (10x10) 制造商:analog devices inc. 系列:- 包装:带卷（TR） 零件状态:在售 类型:R/D 转换器 分辨率（位）:12 b 采样率（每秒）:- 数据接口:并联 电压源:模拟和数字 电压 - 电源:5V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:44-LQFP 供应商器件封装:44-LQFP（10x10） 标准包装:1,500 |
| ADW72909405 | 制造商:LG Corporation 功能描述:Funnel Assembly |
| ADW72909701 | 制造商:LG Corporation 功能描述:Funnel Assembly |
| ADW72909702 | 制造商:LG Corporation 功能描述:Funnel Assembly |
发布紧急采购，3分钟左右您将得到回复。