参数资料
型号: AGLP060V5-CS289
元件分类: FPGA
英文描述: FPGA, 1584 CLBS, 60000 GATES, PBGA289
封装: 14 X 14 MM , 1.2 MM HEIGHT, 0.8 MM PITCH, CSP-289
文件页数: 102/128页
文件大小: 4383K
代理商: AGLP060V5-CS289
IGLOO PLUS Low Power Flash FPGAs
Re vi s i on 11
2 - 61
Clock Conditioning Circuits
CCC Electrical Specifications
Timing Characteristics
Table 2-90 IGLOO PLUS CCC/PLL Specification
For IGLOO PLUS V2 or V5 devices, 1.5 V DC Core Supply Voltage
Parameter
Min.
Typ.
Max.
Units
Clock Conditioning Circuitry Input Frequency fIN_CCC
1.5
250
MHz
Clock Conditioning Circuitry Output Frequency fOUT_CCC
0.75
250
MHz
Delay Increments in Programmable Delay Blocks 1, 2
360
ps
Number of Programmable Values in Each Programmable Delay Block
32
Serial Clock (SCLK) for Dynamic PLL3,4
Input Cycle-to-Cycle Jitter (peak magnitude)
100
MHz
Acquisition Time
LockControl = 0
300
s
LockControl = 1
6.0
ms
Tracking Jitter5
LockControl = 0
2.5
LockControl = 1
1.5
ns
Output Duty Cycle
48.5
51.5
%
Delay Range in Block: Programmable Delay 1 1, 2
1.25
15.65
ns
Delay Range in Block: Programmable Delay 2 1, 2
0.469
15.65
ns
Delay Range in Block: Fixed Delay 1, 2
3.5
ns
VCO Output Peak-to-Peak Period Jitter FCCC_OUT
6
Maximum Peak-to-Peak Period Jitter6,7,8
SSO
≤ 2 SSO ≤ 4
SSO
≤ 8
SSO
≤ 16
0.75 MHz to 50 MHz
0.50%
0.60%
0.80%
1.20%
50 MHz to 250 MHz
2.50%
4.00%
6.00%
12.00%
Notes:
1. This delay is a function of voltage and temperature. See Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for deratings.
2. TJ = 25°C, VCC = 1.5 V
3. Maximum value obtained for a STD speed grade device in Worst Case Commercial Conditions. For specific junction
temperature and voltage supply, refer to Table 2-6 on page 2-6 and Table 2-7 on page 2-7 for derating values.
4. The AGLP030 device does not support a PLL.
5. Tracking jitter is defined as the variation in clock edge position of PLL outputs with reference to the PLL input clock
edge. Tracking jitter does not measure the variation in PLL output period, which is covered by the period jitter
parameter.
6. VCO output jitter is calculated as a percentage of the VCO frequency. The jitter (in ps) can be calculated by multiplying
the VCO period by the per cent jitter. The VCO jitter (in ps) applies to CCC_OUT regardless of the output divider
settings. For example, if the jitter on VCO is 300 ps, the jitter on CCC_OUT is also 300 ps, regardless of the output
divider settings.
7. Measurements done with LVTTL 3.3 V 8 mA I/O drive strength and high slew rate, VCC/VCCPLL = 1.14 V,
VCCI = 3.3 V, VQ/PQ/TQ type of packages, 20 pF load.
8. SSO are outputs that are synchronous to a single clock domain and have clock-to-out times that are within ±200 ps of
each other.Switching I/Os are placed outside of the PLL bank. Refer to the "ProASIC3/E SSO and Pin Placement
Guidelines" chapter of the ProASIC3 FPGA Fabric User’s Guide.
相关PDF资料
PDF描述
AGLP060V5-CSG201I FPGA, 1584 CLBS, 60000 GATES, PBGA201
AGLP060V5-CSG201 FPGA, 1584 CLBS, 60000 GATES, PBGA201
AGLP060V5-CSG289I FPGA, 1584 CLBS, 60000 GATES, PBGA289
AGLP060V5-CSG289 FPGA, 1584 CLBS, 60000 GATES, PBGA289
AGLP060V5-VQ176I FPGA, 1584 CLBS, 60000 GATES, PQFP176
相关代理商/技术参数
参数描述
AGLP060-V5CS289ES 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP060-V5CS289I 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP060V5-CS289I 功能描述:IC FPGA IGLOO PLUS 60K 289-CSP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO PLUS 标准包装:90 系列:ProASIC3 LAB/CLB数:- 逻辑元件/单元数:- RAM 位总计:36864 输入/输出数:157 门数:250000 电源电压:1.425 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 125°C 封装/外壳:256-LBGA 供应商设备封装:256-FPBGA(17x17)
AGLP060-V5CS289PP 制造商:ACTEL 制造商全称:Actel Corporation 功能描述:IGLOO PLUS Low-Power Flash FPGAs with FlashFreeze Technology
AGLP060V5-CSG201 功能描述:IC FPGA IGLOO PLUS 60K 201-CSP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:IGLOO PLUS 标准包装:152 系列:IGLOO PLUS LAB/CLB数:- 逻辑元件/单元数:792 RAM 位总计:- 输入/输出数:120 门数:30000 电源电压:1.14 V ~ 1.575 V 安装类型:表面贴装 工作温度:-40°C ~ 85°C 封装/外壳:289-TFBGA,CSBGA 供应商设备封装:289-CSP(14x14)