ASAHI KASEI
[AK4532]
0178-E-02
7
2004/12
SWITCHING CHARACTERISTICS
(Ta=25
°C; VA, VD = 5.0V ± 10%, CL = 20pF)
Parameter
Symbol
min
typ
max
Units
Master Clock Timing (CMODE=L)
(CMODE=H)
Pulse Width Low
(CMODE=L)
(CMODE=H)
Pulse Width High
(CMODE=L)
(CMODE=H)
fCLK
fCLKL
fCLKH
1.024
1.536
31.25
23
31.25
23
11.2896
16.9344
12.800
19.2
MHz
ns
LRCK Frequency (Note 1)
Duty Cycle
fs
4
45
44.1
50
55
kHz
%
Serial Interface Timing
SCLK Period
SCLK Pulse Width Low
SCLK Pulse Width High
LRCK Edge to SCLK “rising edge” (Note 2)
SCLK “rising edge” to LRCK edge (Note 2)
SDI Hold Time
SDI Setup Time
LRCK to SDO(MSB)
SCLK “rising edge” to SDO
tSCK
tSCKL
tSCKH
tLRS
tSLR
tSDH
tSDS
tLRS
tSSD
312.5
100
50
70
ns
Control Interface Timing
CCLK Period
CCLK Pulse Width Low
CCLK Pulse Width High
CDATA Hold Time
CDATA Setup Time
CS High Level Time
CS “falling edge” to CCLK “rising” time
CCLK “rising time” to CS “rising” time
tCCK
tCCKL
tCCKH
tCDS
tCDH
tCSW
tCSS
tCSH
200 (Note 4)
80
50
150 (Note 4)
50 (Note 4)
50
ns
Reset Timing
PD Pulse Width
PD “rising edge” to SDO delay (Note 3)
tPD
tPDS
150
516
ns
1/fs
Note: 1. If the duty of LRCK changes larger than 5% from 50%, the AK4532 is reset by the internal
phase detecting circuit automatically.
2. SCLK rising edge must not occur at the same time as LRCK edge.
3. These cycles are the number of LRCK rising from PD rising.
4. fs
≥ 19.6kHz.
In the case of fs <19.6kHz, these three parameters must meet a relationship of
(tCSW + tCSS + 7
× tCCK) > 1/(32 × fs) in addition to these specifications.
For example, when tCCK=200ns and tCSS=50ns at fs=8kHz, tCSW(min) is 2457ns.
When tCSW=150ns and tCSS=50ns fs=8kHz, tCCK(min) is 530ns.