- 您现在的位置：买卖IC网 > PDF目录166205 > ALD500AUSWC (Advanced Linear Devices, Inc.) PRECISION INTEGRATING ANALOG PROCESSOR PDF资料下载
参数资料
| 型号： | ALD500AUSWC |
| 厂商： | Advanced Linear Devices, Inc. |
| 英文描述： | PRECISION INTEGRATING ANALOG PROCESSOR |
| 中文描述： | 精密集成了模拟处理器 |
| 文件页数： | 7/11页 |
| 文件大小： | 88K |
| 代理商： | ALD500AUSWC |
ALD500AU/ALD500A/ALD500
Advanced Linear Devices
5
DC ELECTRICAL CHARACTERISTICS
TA = 25°C V+ = +5.0V V- = -5.0V (VSUPPLY = ±5.0 V) unless otherwise specified; CAZ = CREF = 0.47f
500AU
500A
500
Parameter
Symbol
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Unit
Test Conditions
Supply Current
IS
0.6
1.0
0.6
1.0
0.6
1.0
mA
V
+ = 5V , A =1,B=1
Power Dissipation
PD
10
mW
VSUPPLY = ±5V
Positive Supply Range
V+S
4.5
5.5
4.5
5.5
4.5
5.5
V
Note 4
Negative Supply Range
V-S
-4.5
-5.5
-4.5
-5.5
-4.5
-5.5
V
Note 4
Comparator Logic 1,
VOH
44
4
V
ISOURCE = 400A
Output High
Comparator Logic 0,
VOL
0.4
V
ISINK = 1.1mA
Output Low
Logic 1, Input High
VIH
3.5
V
Voltage
Logic 0, Input Low
VIL
11
1
V
Voltage
Logic Input Current
IL
0.01
A
Comparator Delay
tD
11
1
sec
Note 5
NOTES:
1. Integrate time
≥ 66 msec., Auto Zero time ≥ 66 msec., VINT = 4V, VIN = 2.0V Full Scale
Resolution = VINT /integrate time/clock period
2. End point linearity at
±1/4, ±1/2, ±3/4 Full Scale after Full Scale adjustment.
3. Rollover Error also depends on CINT, CREF, CAZ characteristics.
4. Contact factory for other power supply operating voltage ranges, including Vsupply =
±3V or Vsupply = ±2.5V.
5. Recommended selection of clock periods of one of the following:
t clk = 0.27
sec, 0.54sec, or 1.09sec
which corresponds to clock frequencies of 3.6864 MHz, 1.8432 MHz, 0.9216 MHz respectively.
~
Figure 3. ALD500 TIMING DIAGRAM
~ ~
66.667 msec.
123,093
Clock Pulses
Positive Input Signal
Negative Input Signal
~ ~
66.667 msec.
0.5416
s
123,093
Clock Pulses
~ ~
COUT
B INPUT
A INPUT
1.8432 MHz Clock
1 Conversion Cycle
Auto Zero
Phase
Input Signal
Integration
Phase
Reference
Voltage
Deintegration
Phase
Integrator Zero
Phase
Auto Zero
Phase
Fixed number
of clock pulses
by design.
Variable
number of
clock pulses.
~
Clock data in
or clock data out
of counters within the
the microcontroller
or fixed logic controller,
as needed.
Fixed period of
approx.1 msec.
At VIN MAX,
max. number of
clock pulses
= 246,185
NOT VALID
Stop counter upon
detection of comparator
output going from high
to low state.
START DEINTEGRATION CYCLE
START INTEGRATION CYCLE
START
CONVERSION
CYCLE
~ ~
START INTEGRATOR ZERO CYCLE
COUT
NOT VALID
REPEAT
CONVERSION
CYCLE
相关PDF资料 |
PDF描述 |
|---|---|
| ALD521DPD | 24 BIT SERIAL INTERFACE DIGITAL CONTROLLER |
| ALD555SA | 112dB 192kHz 24-BIT SCH DAC |
| ALM-2712-BLKG | TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, BCC12 |
| ALM-2712-SG1G | TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, BCC12 |
| ALM-2712-TR1G | TELECOM, CELLULAR, RF AND BASEBAND CIRCUIT, BCC12 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ALD500AUSWCL | 功能描述:模数转换器 - ADC 18 Bit A/D Processor RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ALD500PC | 制造商:ALD 制造商全称:Advanced Linear Devices 功能描述:PRECISION INTEGRATING ANALOG PROCESSOR |
| ALD500PCL | 功能描述:模数转换器 - ADC 16 Bit A/D Processor RoHS:否 制造商:Texas Instruments 通道数量:2 结构:Sigma-Delta 转换速率:125 SPs to 8 KSPs 分辨率:24 bit 输入类型:Differential 信噪比:107 dB 接口类型:SPI 工作电源电压:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:VQFN-32 |
| ALD500R | 制造商:ALD 制造商全称:Advanced Linear Devices 功能描述:PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE |
| ALD500R-50PE | 制造商:ALD 制造商全称:Advanced Linear Devices 功能描述:PRECISION INTEGRATING ANALOG PROCESSOR WITH PRECISION VOLTAGE REFERENCE |
发布紧急采购，3分钟左右您将得到回复。