- 您现在的位置：买卖IC网 > PDF目录223346 > AM29BDD160GT54DKE (ADVANCED MICRO DEVICES INC) 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory PDF资料下载
参数资料
| 型号： | AM29BDD160GT54DKE |
| 厂商： | ADVANCED MICRO DEVICES INC |
| 元件分类： | PROM |
| 英文描述： | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| 中文描述： | 512K X 32 FLASH 2.7V PROM, 54 ns, PQFP80 |
| 封装： | PLASTIC, QFP-80 |
| 文件页数： | 13/80页 |
| 文件大小： | 3476K |
| 代理商： | AM29BDD160GT54DKE |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页当前第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
18
Am29BDD160G
CE# Control in Linear Mode
Th e CE# (C hip Enable) pin enables th e
Am29BDD160 during read mode operations. CE#
must meet the required burst read setup times for
burst cycle initiation. If CE# is taken to V
IH at any
time during the burst linear or burst cycle, the device
immediately exits the burst sequence and floats the
DQ bus and IND/WAIT# signal. Restarting a burst
cycle is accomplished by taking CE# and ADV# to
V
IL.
ADV# Control In Linear Mode
The ADV# (Address Valid) pin is used to initiate a
linear burst cycle at the clock edge when CE# and
ADV# are at V
IL and the device is configured for ei-
ther linear burst mode operation. A burst access is
initiated and the address is latched on the first rising
CLK edge when ADV# is active or upon a rising
ADV# edge, whichever occurs first. If the ADV# sig-
nal is taken to V
IL prior to the end of a linear burst
sequence, the previous address is discarded and
subsequent burst transfers are invalid until ADV#
transitions to V
IH before a clock edge, which initiates
a new burst sequence.
RESET# Control in Linear Mode
The RESET# pin immediately halts the linear burst
access when taken to V
IL. The D Q data bus an d
IND/WAIT# signal float. Additionally, the Configura-
tion Register contents are reset back to the default
condition where the device is placed in asynchronous
access mode.
OE# Control in Linear Mode
The OE# (Output Enable) pin is used to enable the
linear burst data on the DQ data bus and the IND/
WAIT# pin. De-asserting the OE# pin to V
IH during a
burst operation floats the data bus and the IND/
WAIT# pin. However, the device will continue to op-
erate internally as if the burst sequence continues
until the linear burst is complete. The OE# pin does
not halt the burst sequence, this is accomplished by
either taking CE# to V
IH or re-issuing a new ADV#
pulse. The DQ bus and IND/WAIT# signal remain in
the float state until OE# is taken to V
IL.
IND/WAIT# Operation in Linear Mode
The IND/WAIT#, or End of Burst Indicator signal
(when in linear modes), informs the system that the
last address of a burst sequence is on the DQ data
bus. For example, if a 4-word linear burst access is
enabled using a 16-bit DQ bus (WORD# = V
IL), the
IND/WAIT# signal transitions active on the fourth
access. If the same scenario is used, but instead the
32-bit DQ bus is enabled, the IND/WAIT# signal
transitions active on the second access. The IND/
WAIT# signal has the same delay and setup timing
as the DQ pins. Also, the IND/WAIT# signal is con-
trolled by the OE# signal. If OE# is at V
IH, the IND/
WAIT# signal floats and is not driven. If OE# is at
V
IL, the IND/WAIT# signal is driven at VIH until it
transitions to V
IL indicating the end of burst se-
quence. The IND/WAIT# signal timing and duration
is (See “Configuration Register” for more informa-
tion). The following table lists the valid combinations
of the Configuration Register bits that impact the
IND/WAIT# timing.
Sixteen Linear Data Transfers
(X16 Only)
0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F (A2:A-1/ A3-A0 = 0000)
1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-0 (A2:A-1/ A3-A0 = 0001)
2-3-4-5-6-7-8-9-A-B-C-D-E-F-0-1 (A2:A-1/ A3-A0 = 0010)
3-4-5-6-7-8-9-A-B-C-D-E-F-0-1-2 (A2:A-1/ A3-A0 = 0011)
4-5-6-7-8-9-A-B-C-D-E-F-0-1-2-3 (A:A-1/ A3-A0 = 0100)
5-6-7-8-9-A-B-C-D-E-F-0-1-2-3-4 (A2:A-1/ A3-A0 = 0101)
6-7-8-9-A-B-C-D-E-F-0-1-2-3-4-5 (A2:A-1/ A3-A0 = 0110)
7-8-9-A-B-C-D-E-F-0-1-2-3-4-5-6 (A2:A-1/ A3-A0 = 0111)
8-9-A-B-C-D-E-F-0-1-2-3-4-5-6-7 (A2:A-1/ A3-A0 = 1000)
9-A-B-C-D-E-F-0-1-2-3-4-5-6-7-8 (A2:A-1/ A3-A0 = 1001)
A-B-C-D-E-F-0-1-2-3-4-5-6-7-8-9 (A2:A-1/ A3-A0 = 1010)
B-C-D-E-F-0-1-2-3-4-5-6-7-8-9-A (A2:A-1/ A3-A0 = 1011)
C-D-E-F-0-1-2-3-4-5-6-7-8-9-A-B (A2:A-1/ A3-A0 = 1100)
D-E-F-0-1-2-3-4-5-6-7-8-9-A-B-C (A2:A-1/ A3-A0 = 1101)
E-F-0-1-2-3-4-5-6-7-8-9-A-B-C-D (A2:A-1/ A3-A0 = 1110)
F-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E (A2:A-1/ A3-A0 = 1111)
Thirty-Two Linear Data Transfers
0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V (A3:A-1 = 00000)
1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U-V-0 (A3:A-1 = 00001)
:
U-V-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T (A3:A-1 = 11110)
V-0-1-2-3-4-5-6-7-8-9-A-B-C-D-E-F-G-H-I-J-K-L-M-N-O-P-Q-R-S-T-U (A3:A-1 = 11111)
Table 6. 16-Bit and 32-Bit Linear and Burst Data Order (Sheet 2 of 2)
相关PDF资料 |
PDF描述 |
|---|---|
| AM29BDD160GT54DKF | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT54DKI | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT54DKK | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT54DPBE | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
| AM29BDD160GT65AKE | 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29BDS128HE9VKI | 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel/Serial 1.8V 128M-Bit 8M x 16 50ns 80-Pin FBGA |
| AM29BDS643GT5KVAI | 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays |
| AM29BL802CB-65RZET | 制造商:Spansion 功能描述: |
| AM29C01WW WAF | 制造商:Advanced Micro Devices 功能描述: |
| AM29C10API | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。