参数资料
型号: AM29BDD160GT65APBI
厂商: ADVANCED MICRO DEVICES INC
元件分类: PROM
英文描述: 16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory
中文描述: 512K X 32 FLASH 2.7V PROM, 67 ns, PBGA80
封装: 13 X 11 MM, 1 MM PITCH, BGA-80
文件页数: 8/80页
文件大小: 3476K
代理商: AM29BDD160GT65APBI
14
Am29BDD160G
Pro-gram/Erase operations and the Password Unlock
operation permit reading data from the large (75%)
bank while reading the operation status of these
commands from the small (25%) bank.
Table 3. Top Boot Bank Select
Table 4. Bottom Boot Bank Select
Writing Commands/Command Sequences
To write a command or command sequence
(which includes programming data to the de-
vice and erasing sectors of memory), the
system must drive WE# and CE# to V
IL, and
OE# to V
IH.
For program operations, in the x32-mode the device
accepts program data in 32-bit words and in the x16
mode the device accepts program data in 16-bit
words.
The device features an Unlock Bypass mode to fa-
cilitate faster programming. Once the device enters
the Unlock Bypass mode, only two write cycles are
required to program a word or byte, instead of four.
The Sector Erase and Program Suspend Command
section has details on programming data to the de-
vice using both standard and Unlock Bypass
command sequences.
An erase operation can erase one sector, multiple
sectors, or the entire device. Tables 12 and 13 indi-
cate the address space that each sector occupies. A
“sector address” consists of the address bits required
to uniquely select a sector. The “Command Defini-
tions” section has details on erasing a sector or the
entire chip, or suspending/resuming the erase oper-
ation.
After the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the in-
ternal register (which is separate from the memory
array) on DQ7–DQ0. Standard read cycle timing ap-
plies in this mode. Refer to the “Autoselect Mode”
section for more information.
I
CC2 in the DC Characteristics table represents the
active current specification for erase or program
modes.
The AC Characteristics section contains timing speci-
fication tables and timing diagrams for erase or
program operations.
Accelerated Program and Erase Operations
The device offers accelerated program/erase opera-
tions through the ACC pin. When the system asserts
V
HH (12V) on the ACC pin, the device automatically
enters the Unlock Bypass mode. The system may
then write the two-cycle Unlock Bypass program
command sequence to do accelerated programming.
The device uses the higher voltage on the ACC pin to
accelerate the operation. A sector that is being pro-
tected with the WP# pin will still be protect during
accelerated program or Erase. Note that the ACC pin
must not be at V
HH during any operation other than
accelerated programming, or device damage may
result.
Autoselect Functions
If the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the in-
ternal register (which is separate from the memory
array) on DQ7–DQ0. Standard read cycle timings
apply in this mode. Refer to the Autoselect Mode and
Autoselect Command Sequence sections for more in-
formation.
Automatic Sleep Mode (ASM)
The automatic sleep mode minimizes Flash device
energy consumption. While in asynchronous mode,
the device automatically enables this mode when ad-
dresses remain stable for t
ACC + 60 n s. The
automatic sleep mode is independent of the CE#,
WE# and OE# control signals. Standard address ac-
cess timings provide new data when addresses are
changed. While in sleep mode, output data is latched
and always available to the system. While in syn-
chronous mode, the device automatically enables
this mode when either the first active CLK level is
greater than t
ACC or the CLK runs slower than 5 MHz.
Note that a new burst operation is required to pro-
vide new data.
I
CC8 in the “DC Characteristics” section of page 53
represents the automatic sleep mode current specifi-
cation.
Standby Mode
When the system is not responding or writing to the
device, it can place the device in the standby mode.
In this mode, current consumption is greatly re-
duced, and the outputs are placed in the high
impedance state, independent of the OE# input.
The device enters the CMOS standby mode when the
CE# and RESET# inputs are both held at Vcc ± 0.2
V. The device requires standard access time (t
CE) for
read access, before it is ready to read data.
If the device is deselected during erasure or pro-
gramming, the device draws active current until the
operation is completed.
I
CC5 in the “DC Characteristics” section on page 53
represents the standby current specification.
Bank
A18:A17
Bank 1
00
Bank 2
01, 1X
Bank
A18
Bank 1
0X, 10
Bank 2
11
相关PDF资料
PDF描述
AM29BDS320GBD3VMF 2M X 16 FLASH 1.8V PROM, 70 ns, PBGA64
AM29BDS320GTC8VMF 2M X 16 FLASH 1.8V PROM, 90 ns, PBGA64
AM29DL163CB70RZCB 2M X 8 FLASH 3V PROM, 70 ns, PDSO48
AM29DL162CB120WCEB 2M X 8 FLASH 3V PROM, 120 ns, PBGA48
AM29DL162CB120EIN 2M X 8 FLASH 3V PROM, 120 ns, PDSO48
相关代理商/技术参数
参数描述
AM29BDS128HE9VKI 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel/Serial 1.8V 128M-Bit 8M x 16 50ns 80-Pin FBGA
AM29BDS643GT5KVAI 制造商:Spansion 功能描述:FLASH PARALLEL 1.8V 64MBIT 4MX16 55NS 44FBGA - Trays
AM29BL802CB-65RZET 制造商:Spansion 功能描述:
AM29C01WW WAF 制造商:Advanced Micro Devices 功能描述:
AM29C10API 制造商:Rochester Electronics LLC 功能描述:- Bulk