参数资料
型号: AM29DL324GB12PCI
厂商: SPANSION LLC
元件分类: PROM
英文描述: 2M X 16 FLASH 3V PROM, 120 ns, PBGA64
封装: 11 X 13 MM, 1 MM PITCH, FORTIFIED, BGA-64
文件页数: 6/59页
文件大小: 1404K
代理商: AM29DL324GB12PCI
12
Am29DL32xG
September 27, 2004
DAT AS HEE T
dresses are changed. While in sleep mode, output
data is latched and always available to the system.
CC5 in the DC Characteristics table represents the
automatic sleep mode current specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of re-
setting the device to reading array data. When the RE-
SET# pin is driven low for at least a period of t
RP, the
device immediately terminates any operation in
progress, tristates all output pins, and ignores all
read/write commands for the duration of the RESET#
pulse. The device also resets the internal state ma-
chine to reading array data. The operation that was in-
terrupted should be reinitiated once the device is
ready to accept another command sequence, to en-
sure data integrity.
Current is reduced for the duration of the RESET#
pulse. When RESET# is held at V
SS±0.3 V, the device
draws CMOS standby current (I
CC4). If RESET# is held
at V
IL but not within VSS±0.3 V, the standby current will
be greater.
The RESET# pin may be tied to the system reset cir-
cuitry. A system reset would thus also reset the Flash
memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
If RESET# is asserted during a program or erase op-
eration, the RY/BY# pin remains a “0” (busy) until the
internal reset operation is complete, which requires a
time of t
READY (during Embedded Algorithms). The
system can th us monito r RY/BY# to de termin e
whether the reset operation is complete. If RESET# is
asserted when a program or erase operation is not ex-
ecuting (RY/BY# pin is “1”), the reset operation is com-
pleted within a time of t
READY (not during Embedded
Algorithms). The system can read data t
RH after the
RESET# pin returns to V
IH.
CC4 in the DC Characteristics table represents the
reset current. Also refer to AC Characteristics tables
for RESET# timing parameters and to Figure 14 for
the timing diagram.
Output Disable Mode
When the OE# input is at V
IH, output from the device is
disabled. The output pins are placed in the high
impedance state.
Table 2.
Device Bank Divisions
Device
Part Number
Bank 1
Bank 2
Megabits
Sector Sizes
Megabits
Sector Sizes
Am29DL322G
4 Mbit
Eight 8 Kbyte/4 Kword,
seven 64 Kbyte/32 Kword
28 Mbit
Fifty-six
64 Kbyte/32 Kword
Am29DL323G
8 Mbit
Eight 8 Kbyte/4 Kword,
fifteen 64 Kbyte/32 Kword
24 Mbit
Forty-eight
64 Kbyte/32 Kword
Am29DL324G
16 Mbit
Eight 8 Kbyte/4 Kword,
thirty-one 64 Kbyte/32 Kword
16 Mbit
Thirty-two
64 Kbyte/32 Kword
相关PDF资料
PDF描述
AM29DL324GT12WMIN 2M X 16 FLASH 3V PROM, 120 ns, PBGA48
AM29DL800BT70RSF 512K X 16 FLASH 3V PROM, 70 ns, PDSO44
AM29F032B-90SDB 4M X 8 FLASH 5V PROM, 90 ns, PDSO44
Am29LV010BB-120FI 1 Megabit (128 K x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory
Am29LV010BB-120FIB 1 Megabit (128 K x 8-Bit) CMOS 3.0 Volt-only Uniform Sector Flash Memory
相关代理商/技术参数
参数描述
AM29DL324GB-70EI 制造商:Advanced Micro Devices 功能描述:2M X 16 FLASH 3V PROM, 70 ns, 48 Pin Plastic SMT
AM29DL400BB70EC 制造商:AMD 功能描述:* 制造商:Advanced Micro Devices 功能描述:
AM29DL400BB90EC 制造商:AMD 功能描述:NEW
AM29DL640G70EI 制造商:Advanced Micro Devices 功能描述:
AM29DL800BB-120WBD 制造商:Spansion 功能描述:NOR Flash Parallel 3V/3.3V 8Mbit 1M/512K x 8bit/16bit 120ns 48-Pin FBGA