- 您现在的位置：买卖IC网 > PDF目录366430 > Am29F200AB-55SIB (Advanced Micro Devices, Inc.) 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory PDF资料下载
参数资料
| 型号： | Am29F200AB-55SIB |
| 厂商： | Advanced Micro Devices, Inc. |
| 英文描述： | 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| 中文描述： | 2兆位（256亩x 8-Bit/128亩x 16位），5.0伏的CMOS只，引导扇区闪存 |
| 文件页数： | 2/39页 |
| 文件大小： | 237K |
| 代理商： | AM29F200AB-55SIB |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
2
Am29F200A
P R E L I M I N A R Y
GENERAL DESCRIPTION
The Am29F200A is a 2 Mbit, 5.0 Volt-only Flash mem-
ory organized as 262,144 bytes or 131,072 words. The
8 bits of data appear on DQ0–DQ7; the 16 bits on DQ0–
DQ15. The Am29F200A is offered in 44-pin SO and
48-pin TSOP packages. This device is designed to be
programmed in-system with the standard system 5.0
volt V
CC
supply. A 12.0 volt V
PP
is not required for
program or erase operations. The device can also be
reprogrammed in standard EPROM programmers.
The standard device offers access times of 55, 70,
90, 120, and 150 ns, allowing operation of
high-speed microprocessors without wait states. To
eliminate bus contention the device has separate
chip enable (CE#), write enable (WE#) and output
enable (OE#) controls.
The device requires only a
single 5.0 volt power sup-
ply
for both read and write functions. Internally gener-
ated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with the
JEDEC single-power-supply Flash standard
. Com-
mands are written to the command register using stan-
dard microprocessor write timings. Register contents
serve as input to an internal state-machine that con-
trols the erase and programming circuitry. Write cycles
also internally latch addresses and data needed for the
programming and erase operations. Reading data out
of the device is similar to reading from other Flash or
EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already pro-
grammed) before executing the erase operation. Dur-
ing erase, the device automatically times the erase
pulse widths and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6/
DQ2 (toggle)
status bits
. After a program or erase
cycle has been completed, the device is ready to read
array data or accept another command.
The
sector erase architecture
allows memory sectors
to be erased and reprogrammed without affecting the
data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This can be achieved via programming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to the
system reset circuitry. A system reset would thus also
reset the device, enabling the system microprocessor
to read the boot-up firmware from the Flash memory.
The system can place the device into the
standby mode
.
Power consumption is greatly reduced in this mode.
AMD’s Flash technology combines years of Flash mem-
ory manufacturing experience to produce the highest lev-
els of quality, reliability and cost effectiveness. The device
electrically erases all bits within a sector simulta-
neously via Fowler-Nordheim tunneling. The data is
programmed using hot electron injection.
相关PDF资料 |
PDF描述 |
|---|---|
| AM29F200AB-70EC | 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| Am29F200AB-70ECB | 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| AM29F200AB-70EE | 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| Am29F200AB-70EEB | 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory |
| AM29F200AB-70EI | 2 Megabit (256 K x 8-Bit/128 K x 16-Bit) CMOS 5.0 Volt-only, Boot Sector Flash Memory |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29F200AB-90SC | 制造商:Advanced Micro Devices 功能描述:NOR Flash, 128K x 16, 44 Pin, Plastic, SOP |
| AM29F200AB90SI | 制造商:AMD 功能描述:NEW |
| AM29F200AT-120EC | 制造商:Advanced Micro Devices 功能描述:NOR Flash Parallel 5V 2Mbit 256K/128K x 8bit/16bit 120ns 48-Pin TSOP |
| AM29F200AT55EC | 制造商:Advanced Micro Devices 功能描述: |
| AM29F200AT70SI | 制造商:AMD 功能描述:* |
发布紧急采购，3分钟左右您将得到回复。