- 您现在的位置：买卖IC网 > PDF目录166214 > AM29F400BT-90EF (SPANSION LLC) Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:4Mbit; Package/Case:48-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:5V; Access Time, Tacc:90ns; Series:AM29 RoHS Compliant: Yes PDF资料下载
参数资料
| 型号： | AM29F400BT-90EF |
| 厂商： | SPANSION LLC |
| 元件分类： | PROM |
| 英文描述： | Flash Memory IC; Leaded Process Compatible:Yes; Memory Size:4Mbit; Package/Case:48-TSOP; Peak Reflow Compatible (260 C):Yes; Supply Voltage Max:5V; Access Time, Tacc:90ns; Series:AM29 RoHS Compliant: Yes |
| 中文描述： | 256K X 16 FLASH 5V PROM, 90 ns, PDSO48 |
| 封装： | LEAD FREE, MO-142BDD, TSOP-48 |
| 文件页数： | 6/43页 |
| 文件大小： | 856K |
| 代理商： | AM29F400BT-90EF |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页
12
Am29F400B
21505E8 November 11, 2009
D A TA
SH EE T
Hardware Data Protection
The command sequence requirement of unlock cycles
for programming or erasing provides data protection
against inadver tent writes (refer to Table 5 for
command definitions). In addition, the following hard-
ware data protection measures prevent accidental
erasure or programming, which might otherwise be
caused by spurious system level signals during VCC
power-up and power-down transitions, or from system
noise.
Low VCC Write Inhibit
When VCC is less than VLKO, the device does not
accept any write cycles. This protects data during VCC
power-up and power-down. The command register and
all internal program/erase circuits are disabled, and the
device resets. Subsequent writes are ignored until VCC
is greater than VLKO. The system must provide the
proper signals to the control pins to prevent uninten-
tional writes when VCC is greater than VLKO.
Write Pulse “Glitch” Protection
Noise pulses of less than 5 ns (typical) on OE#, CE# or
WE# do not initiate a write cycle.
Logical Inhibit
Write cycles are inhibited by holding any one of OE# =
VIL, CE# = VIH or WE# = VIH. To initiate a write cycle,
CE# and WE# must be a logical zero while OE# is a
logical one.
Power-Up Write Inhibit
If WE# = CE# = VIL and OE# = VIH during power up, the
device does not accept commands on the rising edge
of WE#. The internal state machine is automatically
reset to reading array data on power-up.
相关PDF资料 |
PDF描述 |
|---|---|
| Am29F800BB-120DTI | Dual Retriggerable Monostable Multivibrators 16-TSSOP -40 to 85 |
| Am29F800BB-120DWE | Dual Retriggerable Monostable Multivibrators 16-TSSOP -40 to 85 |
| Am29F800BB-120DWI | Dual Retriggerable Monostable Multivibrators 16-TSSOP -40 to 85 |
| AM29F800BB-120DWE1 | Dual Retriggerable Monostable Multivibrators 16-TSSOP -40 to 85 |
| Am29F800BB-120ECB | Dual Retriggerable Monostable Multivibrators 16-VQFN -40 to 85 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29F400BT-90EI\T | 制造商:Advanced Micro Devices 功能描述:Flash Mem Parallel 5V 4M-Bit 512K x 8/256K x 16 90ns 48-Pin TSOP T/R |
| AM29F400BT-90SE\T | 制造商:Spansion 功能描述:4 MEGABIT (512 K X 8-BIT/256 K X 16-BIT) CMOS 5.0 VOLT-ONLY BOOT SECTOR FLASH MEMORY |
| AM29F400BT-90SF\\T | 制造商:Spansion 功能描述:NOR Flash Parallel 5V 4Mbit 512K/256K x 8bit/16bit 90ns 44-Pin SO T/R |
| AM29F400BT-90SF\T | 制造商:Spansion 功能描述:NOR Flash Parallel 5V 4Mbit 512K/256K x 8bit/16bit 90ns 44-Pin SO T/R |
| AM29F400BT-90SI | 制造商:Spansion 功能描述: |
发布紧急采购，3分钟左右您将得到回复。