- 您现在的位置：买卖IC网 > PDF目录366453 > Am29LV004T-90RECB (Advanced Micro Devices, Inc.) 4 Megabit (512 K x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory PDF资料下载
参数资料
| 型号： | Am29LV004T-90RECB |
| 厂商： | Advanced Micro Devices, Inc. |
| 英文描述： | 4 Megabit (512 K x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| 中文描述： | 4兆位（512亩× 8位）的CMOS 3.0伏，只引导扇区闪存 |
| 文件页数： | 7/36页 |
| 文件大小： | 455K |
| 代理商： | AM29LV004T-90RECB |
第1页第2页第3页第4页第5页第6页当前第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
Am29LV004
7
P R E L I M I N A R Y
DEVICE BUS OPERATIONS
This section describes the requirements and use of the
device bus operations, which are initiated through the
internal command register. The command register itself
does not occupy any addressable memory location.
The register is composed of latches that store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Am29LV004 Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 12.0
±
0.5 V X = Don’t Care, A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Note:
Addresses are A18–A0.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH
.
The internal state machine is set for reading array
data upon device power-up, or after a hardware reset.
This ensures that no spurious alteration of the mem-
ory content occurs during the power transition. No
command is necessary in this mode to obtain array
data. Standard microprocessor read cycles that as-
sert valid addresses on the device address inputs pro-
duce valid data on the device data outputs. The
device remains enabled for read access until the com-
mand register contents are altered.
See “Reading Array Data” for more information. Refer
to the AC Read Operations table for timing specifica-
tions and to Figure 12 for the timing diagram. I
CC1
in
the DC Characteristics table represents the active cur-
rent specification for reading array data.
Writing Commands/Command Sequences
To write a command or command sequence (which in-
cludes programming data to the device and erasing
sectors of memory), the system must drive WE# and
CE# to V
IL
, and OE# to V
IH
.
An erase operation can erase one sector, multiple sec-
tors, or the entire device. Tables 2 and 3 indicate the
address space that each sector occupies. A “sector ad-
dress” consists of the address bits required to uniquely
select a sector. The “Command Definitions” section
has details on erasing a sector or the entire chip, or
suspending/resuming the erase operation.
After the system writes the autoselect command se-
quence, the device enters the autoselect mode. The
system can then read autoselect codes from the inter-
nal register (which is separate from the memory array)
on DQ7–DQ0. Standard read cycle timings apply in this
mode. Refer to the “Autoselect Mode” and “Autoselect
Command Sequence” sections for more information.
I
CC2
in the DC Characteristics table represents the ac-
tive current specification for the write mode. The “AC
Characteristics” section contains timing specification
tables and timing diagrams for write operations.
Program and Erase Operation Status
During an erase or program operation, the system may
check the status of the operation by reading the status
bits on DQ7–DQ0. Standard read cycle timings and I
CC
read specifications apply. Refer to “Write Operation
Status” for more information, and to “AC Characteris-
tics” for timing diagrams.
Operation
CE#
L
L
V
CC
±
0.3 V
L
X
X
OE#
L
H
WE#
H
L
RESET#
H
H
V
CC
±
0.3 V
H
L
V
ID
Addresses (See Note)
A
IN
A
IN
DQ0–DQ7
D
OUT
D
IN
Read
Write
Standby
X
X
X
High-Z
Output Disable
Reset
Temporary Sector Unprotect
H
X
X
H
X
X
X
X
High-Z
High-Z
D
IN
A
IN
相关PDF资料 |
PDF描述 |
|---|---|
| AM29LV004B-100EC | 4 Megabit (512 K x 8-Bit) CMOS 3.0 Volt-only Boot Sector Flash Memory |
| Am29LV004B-100ECB | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT02; Number of Contacts:23; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle |
| AM29LV004B-100EE | Circular Connector; Body Material:Aluminum; Series:PT02; No. of Contacts:23; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Box Mount Receptacle; Circular Contact Gender:Socket; Insert Arrangement:16-23 |
| AM29LV004B-100EEB | PT02A SERIES (MS3112) GENERAL DUTY BOX MOUNT RECEPTACLES, STRAIGHT BODY STYLE, SOLDER TERMINATION, 16 SHELL SIZE, 16-26 INSERT ARRANGEMENT, RECEPTACLE GENDER, 26 CONTACTS |
| AM29LV004B-100EI | Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:16-26 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AM29LV008BB-120ECT | 制造商:Spansion 功能描述:IC 8MEG X8, 3 V FLASH BOTTOM B |
| AM29LV008BB-120ED | 制造商:Spansion 功能描述:IC SM FLASH 3V 8MB |
| AM29LV008BB-120ED | 制造商:Spansion 功能描述:FLASH MEMORY IC |
| AM29LV008BB-80EC | 制造商:Spansion 功能描述:IC 8MEG X8, 3 V FLASH BOTTOM B - Bulk |
| AM29LV008BB-90ED | 制造商:Spansion 功能描述:Flash Memory IC |
发布紧急采购，3分钟左右您将得到回复。