- 您现在的位置：买卖IC网 > PDF目录381325 > AS7C256L-25TC (ALLIANCE SEMICONDUCTOR CORP) High Performance 32Kx8 CMOS SRAM PDF资料下载
参数资料
| 型号： | AS7C256L-25TC |
| 厂商： | ALLIANCE SEMICONDUCTOR CORP |
| 元件分类： | DRAM |
| 英文描述： | High Performance 32Kx8 CMOS SRAM |
| 中文描述： | 32K X 8 STANDARD SRAM, 25 ns, PDSO28 |
| 封装： | 8 X 13.40 MM, TSOP1-28 |
| 文件页数： | 2/8页 |
| 文件大小： | 125K |
| 代理商： | AS7C256L-25TC |
AS7C256
AS7C256L
2
The AS7C256 is a high performance CMOS 262,144-bit
Static Random Access Memory (SRAM) organized as
32,768 words
×
8 bits. It is designed for memory applica-
tions where fast data access, low power, and simple interfac-
ing are desired.
Equal address access and cycle times (t
AA
, t
RC
, t
WC
) of
10/12/15/20/25/35 ns with output enable access times (t
OE
)
of 3/3/4/5/6/8 ns are ideal for high performance applica-
tions. A chip enable (CE) input permits easy memory
expansion with multiple-bank memory organizations.
When CE is HIGH the device enters standby mode. The
standard AS7C256 is guaranteed not to exceed 11 mW
power consumption in standby mode; the L version is guar-
anteed not to exceed 2.75 mW, and typically requires only
500
μ
W. The L version also offers 2.0V data retention, with
maximum power consumption in this mode of 300
μ
W.
A write cycle is accomplished by asserting chip enable (CE)
and write enable (WE) LOW. Data on the input pins
I/O0-I/O7 is written on the rising edge of WE (write cycle 1)
or CE (write cycle 2). To avoid bus contention, external
devices should drive I/O pins only after outputs have been
disabled with output enable (OE) or write enable (WE).
A read cycle is accomplished by asserting chip enable (CE)
and output enable (OE) LOW, with write enable (WE)
HIGH. The chip drives I/O pins with the data word refer-
enced by the input address. When chip enable or output
enable is HIGH, or write enable is LOW, output drivers stay
in high-impedance mode.
All chip inputs and outputs are TTL-compatible, and opera-
tion is from a single 5V supply. The AS7C256 is packaged
in all high volume industry standard packages.
FUNCTIONAL DESCRIPTION
.
Parameter
Symbol
Min
Max
Unit
Voltage on Any Pin Relative to GND
V
t
P
D
T
stg
T
bias
I
out
–0.5
+7.0
V
Power Dissipation
–
1.0
W
o
C
o
C
Storage Temperature (Plastic)
–55
+150
Temperature Under Bias
–10
+85
DC Output Current
–
20
mA
NOTE:
Stresses greater than those listed under
Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
CE
WE
OE
Data
Mode
H
X
X
High Z
Standby (I
SB
, I
SB1
)
Output Disable
L
H
H
High Z
L
H
L
D
out
D
in
Read
L
L
X
Write
Key:
X = Don’t Care, L = LOW, H = HIGH
ABSOLUTE MAXIMUM RATINGS
TRUTH TABLE
相关PDF资料 |
PDF描述 |
|---|---|
| AS7C256L-35JC | High Performance 32Kx8 CMOS SRAM |
| AS7C256L-35PC | High Performance 32Kx8 CMOS SRAM |
| AS7C256L-35SC | High Performance 32Kx8 CMOS SRAM |
| AS7C256L-35TC | High Performance 32Kx8 CMOS SRAM |
| AS7C256L-12JC | High Performance 32Kx8 CMOS SRAM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AS7C256L-35JC | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:High Performance 32Kx8 CMOS SRAM |
| AS7C256L-35PC | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:High Performance 32Kx8 CMOS SRAM |
| AS7C256L-35SC | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:High Performance 32Kx8 CMOS SRAM |
| AS7C256L-35TC | 制造商:ALSC 制造商全称:Alliance Semiconductor Corporation 功能描述:High Performance 32Kx8 CMOS SRAM |
| AS7C256L-55PC | 制造商:未知厂家 制造商全称:未知厂家 功能描述:x8 SRAM |
发布紧急采购，3分钟左右您将得到回复。