参数资料
型号: AT17LV010A-10PC
厂商: Atmel
文件页数: 15/18页
文件大小: 0K
描述: IC CONFIG SEEPROM 1M 3.3V 8DIP
标准包装: 50
可编程类型: 串行 EEPROM
存储容量: 1Mb
电源电压: 3 V ~ 3.6 V,4.75 V ~ 5.25 V
工作温度: 0°C ~ 70°C
封装/外壳: 8-DIP(0.300",7.62mm)
供应商设备封装: 8-DIP
包装: 管件
产品目录页面: 609 (CN2011-ZH PDF)
配用: ATDH2225-ND - CABLE ISP FOR AT17
ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT
6
2322G–CNFG–03/06
AT17LV65A/128A/256A/512A/002A
4.10
READY
Open collector reset state indicator. Driven Low during power-on reset cycle, released when
power-up is complete. (recommended 4.7 k
pull-up on this pin if used).
4.11
SER_EN
Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low
enables the 2-wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied
to V
CC.
4.12
V
CC
3.3V (±10%) and 5.0V (±5% Commercial, ±10% Industrial) power supply pin.
5.
FPGA Master Serial Mode Summary
The I/O and logic functions of any SRAM-based FPGA are established by a configuration pro-
gram. The program is loaded either automatically upon power-up, or on command, depending
on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the config-
uration program from an external memory. The AT17A Serial Configuration EEPROM has been
designed for compatibility with the Master Serial mode.
This document discusses the Altera FLEX FPGA device interfaces
6.
Control of Configuration
Most connections between the FPGA device and the AT17A Serial EEPROM are simple and
self-explanatory.
The DATA output of the AT17A series configurator drives DIN of the FPGA devices.
The master FPGA DCLK output or external clock source drives the DCLK input of the AT17A
series configurator.
The nCASC output of any AT17A series configurator drives the nCS input of the next
configurator in a cascaded chain of EEPROMs.
SER_EN must be connected to V
CC (except during ISP).
7.
Cascading Serial Configuration EEPROMs
For multiple FPGAs configured as a daisy-chain, or for FPGAs requiring larger configuration
memories, cascaded configurators provide additional memory.
After the last bit from the first configurator is read, the next clock signal to the configurator
asserts its nCASC output low and disables its DATA line driver. The second configurator recog-
nizes the low level on its nCS input and enables its DATA output.
After configuration is complete, the address counters of all cascaded configurators are reset if
the RESET/OE on each configurator is driven to a Low level.
If the address counters are not to be reset upon completion, then the RESET/OE input can be
tied to a High level.
The
AT17LV65A devices do not have the nCASC feature to perform cascaded configurations.
相关PDF资料
PDF描述
TMK105SD821JV-F CAP CER 820PF 25V 5% 0402
ACA44DRSH-S288 CONN EDGECARD EXTEND 88POS .125
LTC4302CMS-2 IC BUFFER 2-WIRE BUS 10-MSOP
ICL7663SACBA IC REG LDO ADJ 40MA 8-SOIC
ACA44DRSD-S288 CONN EDGECARD EXTEND 88POS .125
相关代理商/技术参数
参数描述
AT17LV010A-10PI 功能描述:FPGA-配置存储器 2M bit FPGA RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV010A-10PU 功能描述:FPGA-配置存储器 1M-BIT CONFIG EEPROM ALTERA PINOUT-1M-BIT RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV010A-10QC 功能描述:FPGA-配置存储器 1M-BIT CONFIG EEPROM ALTERA PINOUT-10MHZ RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV010A-10QI 功能描述:FPGA-配置存储器 1M-BIT CONFIG EEPROM 10MHZ IND TEMP RoHS:否 制造商:Altera Corporation 存储类型:Flash 存储容量:1.6 Mbit 工作频率:10 MHz 电源电压-最大:5.25 V 电源电压-最小:3 V 电源电流:50 uA 最大工作温度:+ 85 C 最小工作温度:- 40 C 安装风格:SMD/SMT 封装 / 箱体:PLCC-20
AT17LV010A-10SC 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:FPGA Configuration EEPROM Memory