参数资料
| 型号： | AT17N512-10SI |
| 厂商： | Atmel |
| 文件页数： | 14/18页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 512K CONFIG MEM 20SOIC |
| 标准包装： | 37 |
| 可编程类型： | 串行 EEPROM |
| 存储容量： | 512kb |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-SOIC（0.295"，7.50mm 宽） |
| 供应商设备封装： | 20-SOIC W |
| 包装： | 管件 |
| 配用： | ATDH2225-ND - CABLE ISP FOR AT17 ATDH2200E-ND - CONFIGURATOR PROGRAM BOARD KIT |
5
AT17N256/512/010/002/040
3020C–CNFG–08/07
DATA
Three-state DATA output for configuration. Open-collector bi-directional pin for
programming.
CLK
Clock input. Used to increment the internal address and bit counter for reading and
programming.
RESET/OE
Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low
level on RESET/OE resets both the address and bit counters. A High level (with CE
Low) enables the data output driver. The logic polarity of this input is programmable as
either RESET/OE or RESET/OE. For most applications, RESET should be programmed
active Low. This document describes the pin as RESET/OE.
CE
Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the
address counter and enables the data output driver. A High level on CE disables both
the address and bit counters and forces the device into a low-power standby mode.
Note that this pin will not enable/disable the device in the Two-Wire Serial Programming
mode (SER_EN Low).
GND
Ground pin. A 0.2 F decoupling capacitor between V
CC and GND is recommended.
VCC(SER_EN)
Serial enable must be held High during FPGA loading operations. Bringing SER_EN
Low enables the Two-Wire Serial Programming Mode. For non-ISP applications,
SER_EN should be tied to V
CC.
V
CC
3.3V (±10%) Commercial and Industrial power supply pin.
NC
NC pins are No Connect pins, which are not internally bonded out to the die.
DC
DC pins are No Connect pins internally connected to the die. It is not recommended to
connect these pins to any external signal.
Pin Description
Name
I/O
AT17N256
AT17N512/
AT17N010
AT17N002
AT17N040
8
DIP/
SOIC
20
SOIC
8
DIP
20
SOIC
20
SOIC
44
TQFP
44
TQFP
DATA
I/O
11111
40
CLK
I
23233
43
RESET/OE
I
38388
13
CE
I
4
10
4
10101515
GND
5
11
5
11111818
DC
O
6
13
6
13132121
DC
O
–––––
23
VCC(SER_EN)
I
7
18
7
18183535
VCC
8
20
8
20203838
相关PDF资料 |
PDF描述 |
|---|---|
| AT18F080-30XU | IC FLASH CONFIG 7MBIT 20-TSSOP |
| AT22LV10L-25SI | IC PLD EE 25NS LV UV 24-SOIC |
| AT32AP7000-CTUR | IC MCU AVR32 256-CTBGA |
| AT32AP7001-ALUT | IC MCU 32BIT AVR32 208-LQFP |
| AT32AP7002-CTUR | IC MCU AVR32 196-CBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT18 | 制造商:Apex Tool Group 功能描述:Wrench;Adjustable;1-1/8in. (29 mm);8in. Long;Black Phosphate Finish;Alloy Steel |
| AT-18.000MAGI-T | 功能描述:18MHz ±30ppm 晶体 16pF 50 欧姆 -40°C ~ 85°C AEC-Q200 表面贴装 HC49/US 制造商:txc corporation 系列:AT 包装:带卷（TR） 零件状态:有效 类型:MHz 晶体 频率:18MHz 频率稳定度:±50ppm 频率容差:±30ppm 负载电容:16pF ESR（等效串联电阻）:50 欧姆 工作模式:基谐 工作温度:-40°C ~ 85°C 等级:AEC-Q200 安装类型:表面贴装 封装/外壳:HC49/US 大小/尺寸:0.449" 长 x 0.189" 宽（11.40mm x 4.80mm） 高度:0.161"（4.10mm） 标准包装:1,000 |
| AT-18.432MAGQ-T | 功能描述:晶体 18.432MHz 30ppm 10pF -40 to 85C RoHS:否 制造商:AVX 频率:26 MHz 容差: 频率稳定性:50 PPM 负载电容:8 pF 端接类型:SMD/SMT 封装 / 箱体:1210 (3225 metric) 工作温度范围:- 40 C to + 150 C 尺寸:2.5 mm W x 3.2 mm L x 0.85 mm H 封装:Reel |
| AT-18.432MAPQ-T | 功能描述:18.432MHz ±30ppm 晶体 10pF 50 欧姆 -40°C ~ 105°C AEC-Q200 表面贴装 HC49/US 制造商:txc corporation 系列:AT 包装:带卷（TR） 零件状态:有效 类型:MHz 晶体 频率:18.432MHz 频率稳定度:±50ppm 频率容差:±30ppm 负载电容:10pF ESR（等效串联电阻）:50 欧姆 工作模式:基谐 工作温度:-40°C ~ 105°C 等级:AEC-Q200 安装类型:表面贴装 封装/外壳:HC49/US 大小/尺寸:0.449" 长 x 0.189" 宽（11.40mm x 4.80mm） 高度:0.161"（4.10mm） 标准包装:1,000 |
| AT180000150WB | 功能描述:WALL BRACKET 5.90" LONG RoHS:是 类别:盒，外壳，支架 >> 箱 - 配件 系列:Alu-Topline 3D 型号:ESSMF.stp 标准包装:1 系列:Eclipse 附件类型:支脚 适用于相关产品:Eclipse 系列 |
发布紧急采购，3分钟左右您将得到回复。