- 您现在的位置：买卖IC网 > PDF目录20419 > AT24C64CN-SH-T (Atmel)IC EEPROM 64KBIT 1MHZ 8SOIC PDF资料下载
参数资料
| 型号： | AT24C64CN-SH-T |
| 厂商： | Atmel |
| 文件页数： | 9/28页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 64KBIT 1MHZ 8SOIC |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 400kHz，1MHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 标准包装 |
| 其它名称： | AT24C64CN-SH-TDKR |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AT24C32C/64C
10. Device Addressing
The 32K/64K EEPROM requires an 8-bit device address word following a start condition to
enable the chip for a read or write operation (see Figure 12-1 on page 11). The device address
word consists of a mandatory one, zero sequence for the first four most significant bits as
shown. This is common to all 2-wire EEPROM devices.
The 32K/64K uses the three device address bits A2, A1, A0 to allow as many as eight devices
on the same bus. These bits must compare to their corresponding hardwired input pins. The A2,
A1, and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the
pins are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read operation is ini-
tiated if this bit is high and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a zero. If a compare is not
made, the device will return to standby state.
DATA SECURITY: The AT24C32C/64C has a hardware data protection scheme that allows the
user to write protect the entire memory when the WP pin is at V CC .
11. Write Operations
BYTE WRITE: A write operation requires two 8-bit data word addresses following the device
address word and acknowledgment. Upon receipt of this address, the EEPROM will again
respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data
word, the EEPROM will output a zero and the addressing device, such as a microcontroller,
must terminate the write sequence with a stop condition. At this time the EEPROM enters an
internally-timed write cycle, t WR , to the nonvolatile memory. All inputs are disabled during this
write cycle and the EEPROM will not respond until the write is complete (see Figure 12-2 on
page 11).
PAGE WRITE: The 32K/64K EEPROM is capable of 32-byte page writes.
A page write is initiated the same way as a byte write, but the microcontroller does not send a
stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges
receipt of the first data word, the microcontroller can transmit up to 31 more data words. The
EEPROM will respond with a zero after each data word received. The microcontroller must ter-
minate the page write sequence with a stop condition (see Figure 12-3 on page 11).
The data word address lower 5 bits are internally incremented following the receipt of each data
word. The higher data word address bits are not incremented, retaining the memory page row
location. When the word address, internally generated, reaches the page boundary, the follow-
ing byte is placed at the beginning of the same page. If more than 32 data words are transmitted
to the EEPROM, the data word address will “roll over” and previous data will be overwritten.
ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the
EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a
start condition followed by the device address word. The read/write bit is representative of the
operation desired. Only if the internal write cycle has completed will the EEPROM respond with
a zero, allowing the read or write sequence to continue.
9
5298A–SEEPR–1/08
相关PDF资料 |
PDF描述 |
|---|---|
| 1485E36 | WIREWAY 36" STEEL 8X8" GREY |
| 78F681J-RC | CHOKE RF CONFORMAL COATED 680UH |
| LS15RB2401J04 | POE SPLITTER 11.4W 24V @.475A |
| MC34152D | IC MOSFET DRIVER DUAL HS 8-SOIC |
| ISL60002BIH320Z-TK | IC VREF SERIES PREC SOT-23-3 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT24C64C-PU | 功能描述:电可擦除可编程只读存储器 64K 2-WIRE 4096 x 8 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT24C64C-TH-B | 功能描述:电可擦除可编程只读存储器 64K 2-WIRE 4096 x 8 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT24C64C-TH-T | 功能描述:电可擦除可编程只读存储器 1.8V 11 MILS-1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT24C64CU2-UU-T | 功能描述:电可擦除可编程只读存储器 1.8V 11 MILS- 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT24C64CY6-YH-T | 功能描述:电可擦除可编程只读存储器 8-ULTRA THIN MINI MAP 1.8V RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。