- 您现在的位置：买卖IC网 > Datasheet目录313 > AT28HC256E-70TU (Atmel)IC EEPROM 256KBIT 70NS 28TSOP Datasheet资料下载
参数资料
| 型号： | AT28HC256E-70TU |
| 厂商： | Atmel |
| 文件页数： | 4/24页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 256KBIT 70NS 28TSOP |
| 标准包装： | 234 |
| 格式 - 存储器： | EEPROMs - 并行 |
| 存储器类型： | EEPROM |
| 存储容量： | 256K (32K x 8) |
| 速度： | 70ns |
| 接口： | 并联 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-TSSOP（0.465"，11.8mm 宽） |
| 供应商设备封装： | 28-TSOP |
| 包装： | 托盘 |
4.5
4.6
Toggle Bit
Data Protection
In addition to DATA Polling the AT28HC256 provides another method for determining the end
of a write cycle. During the write operation, successive attempts to read data from the device
will result in I/O6 toggling between one and zero. Once the write has completed, I/O6 will stop
toggling and valid data will be read. Testing the toggle bit may begin at any time during the
write cycle.
If precautions are not taken, inadvertent writes to any 5-volt-only nonvolatile memory may
occur during transition of the host system power supply. Atmel ? has incorporated both hard-
ware and software features that will protect the memory against inadvertent writes.
4.6.1
4.6.2
4.7
4.8
4
Hardware Protection
Hardware features protect against inadvertent writes to the AT28HC256 in the following ways:
(a) V CC sense – if V CC is below 3.8V (typical) the write function is inhibited; (b) V CC power-on
delay – once V CC has reached 3.8V the device will automatically time out 5 ms typical) before
allowing a write; (c) write inhibit – holding any one of OE low, CE high or WE high inhibits write
cycles; and (d) noise filter – pulses of less than 15 ns (typical) on the WE or CE inputs will not
initiate a write cycle.
Software Data Protection
A software controlled data protection feature has been implemented on the AT28HC256.
When enabled, the software data protection (SDP), will prevent inadvertent writes. The SDP
feature may be enabled or disabled by the user; the AT28HC256 is shipped from Atmel with
SDP disabled.
SDP is enabled by the host system issuing a series of three write commands; three specific
bytes of data are written to three specific addresses (refer to “Software Data Protection” algo-
rithm). After writing the 3-byte command sequence and after t WC the entire AT28HC256 will be
protected against inadvertent write operations. It should be noted, that once protected the host
may still perform a byte or page write to the AT28HC256. This is done by preceding the data to
be written by the same 3-byte command sequence.
Once set, SDP will remain active unless the disable command sequence is issued. Power
transitions do not disable SDP and SDP will protect the AT28HC256 during power-up and
power-down conditions. All command sequences must conform to the page write timing spec-
ifications. It should also be noted that the data in the enable and disable command sequences
is not written to the device and the memory addresses used in the sequence may be written
with data in either a byte or page write operation.
After setting SDP, any attempt to write to the device without the three byte command
sequence will start the internal write timers. No data will be written to the device; however, for
the duration of t WC , read operations will effectively be polling operations.
Device Identification
An extra 64 bytes of EEPROM memory are available to the user for device identification. By
raising A9 to 12V ± 0.5V and using address locations 7FC0H to 7FFFH the additional bytes
may be written to or read from in the same manner as the regular memory array.
Optional Chip Erase Mode
The entire device can be erased using a 6-byte software code. Please see “Software Chip
Erase” application note for details.
AT28HC256
0007N–PEEPR–9/09
相关PDF资料 |
PDF描述 |
|---|---|
| AT28HC64B-70TU | IC EEPROM 64KBIT 70NS 28TSOP |
| AT28HC64BF-12JU | IC EEPROM 64KBIT 120NS 32PLCC |
| AT28LV010-20JU | IC EEPROM 1MBIT 200NS 32PLCC |
| AT32UC3C-EK | KIT EVAL AVR32 UC3 MCU IND AUTO |
| AT34C02B-10TU-1.7 | IC EEPROM 2KBIT 400KHZ 8TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT28HC256E-90DM/883 | 功能描述:电可擦除可编程只读存储器 256K HI-ENDURANCE SDP - 90NS RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT28HC256E-90FM/883 | 功能描述:电可擦除可编程只读存储器 256K HI-ENDURANCE SDP - 90NS RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT28HC256E-90JC | 功能描述:电可擦除可编程只读存储器 256K HI-ENDURANCE SDP - 90NS COM TEMP RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT28HC256E-90JC-SL383 | 制造商:Atmel Corporation 功能描述:EEPROM-EEPROM: PARALLEL |
| AT28HC256E-90JI | 功能描述:电可擦除可编程只读存储器 256K HI-ENDURANCE SDP - 90NS IND TEMP RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
发布紧急采购，3分钟左右您将得到回复。