- 您现在的位置：买卖IC网 > PDF目录381444 > AT28LV64B-20JI (ATMEL CORP) High Speed CMOS Logic Octal Inverting Transparent Latches with 3-State Outputs 20-PDIP -55 to 125 PDF资料下载
参数资料
| 型号： | AT28LV64B-20JI |
| 厂商： | ATMEL CORP |
| 元件分类： | DRAM |
| 英文描述： | High Speed CMOS Logic Octal Inverting Transparent Latches with 3-State Outputs 20-PDIP -55 to 125 |
| 中文描述： | 8K X 8 EEPROM 3V, 200 ns, PQCC32 |
| 封装： | PLASTIC, LCC-32 |
| 文件页数： | 3/9页 |
| 文件大小： | 484K |
| 代理商： | AT28LV64B-20JI |
Device Operation
READ:
The AT28LV64B is accessed like a static RAM.
When CE and OE are low and WE is high, the data stored
at the memory location determined by the address pins is
asserted on the outputs. The outputs are put in the high
impedance state when either CE or OE is high. This dual-
line control gives designers flexibility in preventing bus
contention in their systems.
BYTE WRITE:
A low pulse on the WE or CE input with CE
or WE low (respectively) and OE high initiates a write cy-
cle. The address is latched on the falling edge of CE or
WE, whichever occurs last. The data is latched by the first
rising edge of CE or WE. Once a byte write has been
started, it will automatically time itself to completion. Once
a programming operation has been initiated and for the
duration of t
WC
, a read operation will effectively be a poll-
ing operation.
PAGE WRITE:
The page write operation of the
AT28LV64B allows 1 to 64-bytes of data to be written into
the device during a single internal programming period. A
page write operation is initiated in the same manner as a
byte write; the first byte written can then be followed by 1
to 63 additional bytes. Each successive byte must be writ-
ten within 100
μ
s (t
BLC
) of the previous byte. If the t
BLC
limit is exceeded, the AT28LV64B will cease accepting
data and commence the internal programming operation.
All bytes during a page write operation must reside on the
same page as defined by the state of the A6 to A12 inputs.
For each WE high to low transition during the page write
operation, A6 to A12 must be the same.
The A0 to A5 inputs specify which bytes within the page
are to be written. The bytes may be loaded in any order
and may be altered within the same load period. Only
bytes which are specified for writing will be written; unnec-
essary cycling of other bytes within the page does not oc-
cur.
DATA POLLING:
The AT28LV64B features DATA Polling
to indicate the end of a write cycle. During a byte or page
write cycle an attempted read of the last byte written will
result in the complement of the written data to be pre-
sented on I/O7. Once the write cycle has been completed,
true data is valid on all outputs, and the next write cycle
may begin. DATA Polling may begin at anytime during the
write cycle.
TOGGLE BIT:
I n ad di tion to DATA Polling, the
AT28LV64B provides another method for determining the
end of a write cycle. During the write operation, succes-
sive attempts to read data from the device will result in
I/O6 toggling between one and zero. Once the write has
completed, I/O6 will stop toggling and valid data will be
read. Reading the toggle bit may begin at any time during
the write cycle.
DATA PROTECTION:
If precautions are not taken, inad-
vertent writes may occur during transitions of the host sys-
tem power supply. Atmel has incorporated both hardware
and software features that will protect the memory against
inadvertent writes.
HARDWARE PROTECTION:
Hardware features protect
against inadvertent writes to the AT28LV64B in the follow-
ing ways: (a) V
CC
power-on delay
once V
CC
has reached
1.8V (typical) the device will automatically time out 10 ms
(typical) before allowing a write; (b) write inhibit
holding
any one of OE low, CE high or WE high inhibits write cy-
cles; (c) noise filter
pulses of less than 15 ns (typical) on
the WE or CE inputs will not initiate a write cycle.
SOFTWARE DATA PROTECTION:
A software-control-
led data protection feature has been implemented on the
AT28LV64B. Software data protection (SDP) helps pre-
vent inadvertent writes from corrupting the data in the de-
vice. SDP can prevent inadvertent writes during power-up
and power-down as well as any other potential periods of
system instability.
The AT28LV64B can only be written using the software
data protection feature A series of three write commands
to specific addresses with specific data must be presented
to the device before writing in the byte or page mode. The
same three write commands must begin each write opera-
tion. All software write commands must obey the page
mode write timing specifications. The data in the 3-byte
command sequence is not written to the device; the ad-
dresses in the command sequence can be utilized just like
any other location in the device.
Any attempt to write to the device without the 3-byte se-
quence will start the internal write timers. No data will be
written to the device; however, for the duration of t
WC
,
read operations will effectively be polling operations.
DEVICE IDENTIFICATION:
An extra 64-bytes of
E
2
PROM memory are available to the user for device
identification. By raising A9 to 12V
±
0.5V and using ad-
dress locations 7FC0H to 7FFFH, the additional bytes
may be written to or read from in the same manner as the
regular memory array.
AT28LV64B
2-137
相关PDF资料 |
PDF描述 |
|---|---|
| AT28LV64B-20PC | High Speed CMOS Logic Octal Inverting Transparent Latches with 3-State Outputs 20-PDIP -55 to 125 |
| AT28LV64B-20PI | High Speed CMOS Logic Octal Positive-Edge-Triggered Inverting D-Type Flip-Flops with 3-State Outputs 20-PDIP -55 to 125 |
| AT28LV64B-20SC | High Speed CMOS Logic Octal Positive-Edge-Triggered Inverting D-Type Flip-Flops with 3-State Outputs 20-PDIP -55 to 125 |
| AT28LV64B-20SI | High Speed CMOS Logic Octal Inverting Octal Buffers and Line Drivers with 3-State Outputs 20-PDIP -55 to 125 |
| AT28LV64B-20TC | High Speed CMOS Logic Octal Inverting Octal Buffers and Line Drivers with 3-State Outputs 20-PDIP -55 to 125 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT28LV64B-20SC | 功能描述:IC EEPROM 64KBIT 200NS 28SOIC 制造商:microchip technology 系列:- 包装:管件 零件状态:停產 存储器类型:非易失 存储器格式:EEPROM 技术:EEPROM 存储容量:64Kb （8K x 8） 写周期时间 - 字，页:10ms 访问时间:200ns 存储器接口:并联 电压 - 电源:3 V ~ 3.6 V 工作温度:0°C ~ 70°C（TC） 安装类型:表面贴装 封装/外壳:28-SOIC（0.295"，7.50mm 宽） 供应商器件封装:28-SOIC 基本零件编号:AT28LV64 标准包装:27 |
| AT28LV64B-20SI | 功能描述:电可擦除可编程只读存储器 64k bit RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| AT28LV64B-20TI | 功能描述:IC EEPROM 64KBIT 200NS 28TSOP RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:32 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:1M (128K x 8) 速度:120ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:32-LCC（J 形引线） 供应商设备封装:32-PLCC 包装:管件 其它名称:AT49BV00112JC |
| AT28LV64B-25JC | 功能描述:IC EEPROM 64KBIT 250NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:32 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:1M (128K x 8) 速度:120ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:32-LCC（J 形引线） 供应商设备封装:32-PLCC 包装:管件 其它名称:AT49BV00112JC |
| AT28LV64B-25JI | 功能描述:IC EEPROM 64KBIT 250NS 32PLCC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:32 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:1M (128K x 8) 速度:120ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:32-LCC（J 形引线） 供应商设备封装:32-PLCC 包装:管件 其它名称:AT49BV00112JC |
发布紧急采购，3分钟左右您将得到回复。