- 您现在的位置：买卖IC网 > PDF目录20428 > AT45DB321C-CI (Atmel)IC FLASH 32MBIT 40MHZ 24CBGA PDF资料下载
参数资料
| 型号： | AT45DB321C-CI |
| 厂商： | Atmel |
| 文件页数： | 6/40页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 32MBIT 40MHZ 24CBGA |
| 标准包装： | 378 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | DataFLASH |
| 存储容量： | 32M（8192 页 x 528 字节） |
| 速度： | 40MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 24-TBGA，CSPBGA |
| 供应商设备封装： | 24-CBGA |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
5.2.2
5.2.3
5.2.4
5.2.5
6
Buffer to Main Memory Page Program with Built-in Erase:
Data written into either buffer 1 or buffer 2 can be programmed into the main memory. To start
the operation, an 8-bit opcode, 83H for buffer 1 or 86H for buffer 2, must be clocked into the
device followed by three address bytes consisting of one reserved bit, 13 page address bits
(PA12-PA0) that specify the page in the main memory to be written and 10 don’t care bits. When
a low-to-high transition occurs on the CS pin, the part will first erase the selected page in main
memory (the erased state is a logic 1) and then program the data stored in the buffer into the
specified page in main memory. Both the erase and the programming of the page are internally
self-timed and should take place in a maximum time of t EP . During this time, the status register
and the RDY/BUSY pin will indicate that the part is busy.
Buffer to Main Memory Page Program without Built-in Erase
A previously-erased page within main memory can be programmed with the contents of either
buffer 1 or buffer 2. To start the operation, an 8-bit opcode, 88H for buffer 1 or 89H for buffer 2,
must be clocked into the device followed by three address bytes consisting of one reserved bit,
13 page address bits (PA12-PA0) that specify the page in the main memory to be written and 10
don’t care bits. When a low-to-high transition occurs on the CS pin, the part will program the
data stored in the buffer into the specified page in the main memory. It is necessary that the
page in main memory that is being programmed has been previously erased using one of the
erase commands (Page Erase or Block Erase). The programming of the page is internally self-
timed and should take place in a maximum time of t P . During this time, the status register and
the RDY/BUSY pin will indicate that the part is busy.
Page Erase
The Page Erase command can be used to individually erase any page in the main memory array
allowing the Buffer to Main Memory Page Program without Built-in Erase command to be utilized
at a later time. To perform a page erase, an opcode of 81H must be loaded into the device, fol-
lowed by three address bytes comprised of one reserved bit, 13 page address bits (PA12-PA0)
that specify the page in the main memory to be erased and 10 don’t care bits. When a low-to-
high transition occurs on the CS pin, the part will erase the selected page (the erased state is a
logic 1). The erase operation is internally self-timed and should take place in a maximum time of
t PE . During this time, the status register and the RDY/BUSY pin will indicate that the part is busy.
Block Erase
A block of eight pages can be erased at one time. This command is useful when large amounts
of data has to be written into the device. This will avoid using multiple Page Erase Commands.
To perform a block erase, an opcode of 50H must be loaded into the device, followed by three
address bytes comprised of one reserved bit, 10 page address bits (PA12-PA3) and 13 don’t
care bits. The 10 page address bits are used to specify which block of eight pages is to be
erased. When a low-to-high transition occurs on the CS pin, the part will erase the selected
block of eight pages. The erase operation is internally self-timed and should take place in a max-
imum time of t BE . During this time, the status register and the RDY/BUSY pin will indicate that
the part is busy.
AT45DB321C
3387M–DFLASH–2/08
相关PDF资料 |
PDF描述 |
|---|---|
| VI-BNJ-CW-F2 | CONVERTER MOD DC/DC 36V 100W |
| EMA06DTMN | CONN EDGECARD 12POS R/A .125 SLD |
| RBM10DRYN-S13 | CONN EDGECARD 20POS .156 EXTEND |
| V8P10-E3/87A | DIODE SCHOTTKY 8A 100V SMPC |
| 17PM-K858-99VS | MOTOR STEP UNI 42MM SQ 24V DL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT45DB321C-CNC | 功能描述:IC FLASH 32MBIT 40MHZ 8CASON RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869 |
| AT45DB321C-CNU | 功能描述:IC FLASH 32MBIT 40MHZ 8CASON RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869 |
| AT45DB321C-CU | 功能描述:IC FLASH 32MBIT 40MHZ 24CBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869 |
| AT45DB321-CI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-Megabit 2.7-volt Only Serial DataFlash |
| AT45DB321C-RC | 功能描述:IC FLASH 32MBIT 40MHZ 28SOIC RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M（8Mx32） 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA（8x13） 包装:托盘 其它名称:Q2841869 |
发布紧急采购，3分钟左右您将得到回复。