- 您现在的位置：买卖IC网 > PDF目录20431 > AT45DB321C-TU (Atmel)IC FLASH 32MBIT 40MHZ 28TSOP PDF资料下载
参数资料
| 型号： | AT45DB321C-TU |
| 厂商： | Atmel |
| 文件页数： | 17/40页 |
| 文件大小： | 0K |
| 描述： | IC FLASH 32MBIT 40MHZ 28TSOP |
| 标准包装： | 234 |
| 格式 - 存储器： | 闪存 |
| 存储器类型： | DataFLASH |
| 存储容量： | 32M（8192 页 x 528 字节） |
| 速度： | 40MHz |
| 接口： | SPI 3 线串行 |
| 电源电压： | 2.7 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 28-TSSOP（0.465"，11.8mm 宽） |
| 供应商设备封装： | 28-TSOP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页
AT45DB321C
8. Power-on/Reset State
When power is first applied to the device, or when recovering from a reset condition, the device
will default to Mode 3. In addition, the output pin (SO) will be in a high impedance state, and a
high-to-low transition on the CS pin will be required to start a valid instruction. The mode (Mode
3 or Mode 0) will be automatically selected on every falling edge of CS by sampling the inactive
clock state. After power is applied and V CC is at the minimum datasheet value, the system
should wait 20 ms before an operational mode (DataFlash) is started.
9. System Considerations
The RapidS serial interface is controlled by the serial clock SCK, serial input SI and chip select
CS pins. These signals must rise and fall monotonically and be free from noise. Excessive noise
or ringing on these pins can be misinterpreted as multiple edges and cause improper operation
of the device. The PC board traces must be kept to a minimum distance or appropriately termi-
nated to ensure proper operation. If necessary, decoupling capacitors can be added on these
pins to provide filtering against noise glitches.
As system complexity continues to increase, voltage regulation is becoming more important.
A key element of any voltage regulation scheme is its current sourcing capability. Like all Flash
memories, the peak current for DataFlash occur during the programming and erase operation.
The regulator needs to supply this peak current requirement. An under specified regulator can
cause current starvation. Besides increasing system noise, current starvation during program-
ming or erase can lead to improper operation and possible data corruption.
For applications that require random modifications of data within a sector, please refer to “Auto
Page Rewrite” on page 8 .
Atmel C generation DataFlash utilizes a sophisticated adaptive algorithm during erase and pro-
gramming to maximize the endurance over the life of the device. The algorithm uses a
verification mechanism to check if the memory cells have been erased or programmed success-
fully. If the memory cells were not erased or programmed completely, the algorithm erases or
programs the memory cells again. The process will continue until the device is erased or pro-
grammed successfully.
In order to optimize the erase and programming time, fixed timing should not be used.
Instead, the RDY/BUSY bit of the status register or the RDY/BUSY pin should be
monitored.
17
3387M–DFLASH–2/08
相关PDF资料 |
PDF描述 |
|---|---|
| MIC4429CT | IC DRIVER MOSFET 6A LS TO-220-5 |
| MIC4429CM TR | IC DRIVER MOSFET 6A LS 8-SOIC |
| MLG1005S3N0S | INDUCTOR MULTILAYER 3.0NH 0402 |
| A7VXK-0910G | DSUB CABL-AMU09K/ AE10G / X |
| F910J157MNC | CAP TANT 150UF 6.3V 20% 2917 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT45DB321D | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:2.7V 32Mbit dataflash |
| AT45DB321D_07 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7-volt DataFlash |
| AT45DB321D_08 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7-volt DataFlash |
| AT45DB321D_09 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:32-megabit 2.7-volt DataFlash |
| AT45DB321D_12 | 制造商:AD 制造商全称:Analog Devices 功能描述:32Mb, 2.5V or 2.7V DataFlash |
发布紧急采购，3分钟左右您将得到回复。