参数资料
| 型号： | AT6002A-2AI |
| 厂商： | Atmel |
| 文件页数： | 2/28页 |
| 文件大小： | 0K |
| 描述： | IC FPGA 2NS 144PIN TQFP |
| 标准包装： | 90 |
| 系列： | AT6000(LV) |
| 逻辑元件/单元数： | 1024 |
| 输入/输出数： | 95 |
| 门数： | 6000 |
| 电源电压： | 4.5 V ~ 5.5 V |
| 安装类型： | 表面贴装 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 144-TQFP |
| 供应商设备封装： | 144-TQFP（20x20） |
| 其它名称： | AT6002A2AI |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页
AT6000(LV) Series
10
memory to configure the FPGA. Addresses change after
the rising edge of the CCLK signal.
CSOUT or I/O
When cascading devices, CSOUT is an output used to
enable other devices. CSOUT should be connected to the
CS input of the downstream device. The CSOUT function is
optional and can be disabled during initial programming
when cascading is not used. When cascading devices,
CSOUT should be dedicated to configuration and not used
as a configurable I/O.
CHECK or I/O
During configuration, CHECK is a TTL input that can be
used to enable the data check function at the beginning of
a configuration cycle. No data is written to the device while
CHECK is low. Instead, the configuration file being applied
to D0 (or D0 - D7, in parallel mode) is compared with the
current contents of the internal configuration RAM. If a mis-
match is detected between the data being loaded and the
data already in the RAM, the ERR pin goes low. The
CHECK function is optional and can be disabled during ini-
tial programming.
ERR or I/O
During configuration, ERR is an output. When the CHECK
function is activated and a mismatch is detected between
the current configuration data stream and the data already
loaded in the configuration RAM, ERR goes low. The ERR
ouput is a registered signal. Once a mismatch is found, the
signal is set and is only reset after the configuration cycle is
restarted. ERR is also asserted for configuration file errors.
The ERR function is optional and can be disabled during
initial programming.
Device Pinout Selection (Max. Number of User I/O)
AT6002
AT6003
AT6005
AT6010
84 PLCC
64 I/O
-
100 VQFP
80 I/O
-
132 PQFP
96 I/O
108 I/O
144 TQFP
95 I/O
120 I/O
108 I/O
120 I/O
208 PQFP
-
172 I/O
240 PQFP
-
204 I/O
Bit-stream Sizes
Mode(s)
Type
Beginning Sequence
AT6002
AT6003
AT6005
AT6010
1
Parallel
Preamble
2677
4153
8077
16393
2
Parallel
Preamble
2677
4153
8077
16393
3
Serial
Null Byte/Preamble
2678
4154
8078
16394
4
Serial
Null Byte/Preamble
2678
4154
8078
16394
5
Parallel
Preamble
2677
4153
8077
16393
6
Parallel
Preamble/Preamble
2678
4154
8078
16394
相关PDF资料 |
PDF描述 |
|---|---|
| EP20K100EQI240-2X | IC APEX 20KE FPGA 100K 240-PQFP |
| AGM43DTAD-S189 | CONN EDGECARD 86POS R/A .156 SLD |
| EPF6024AFI256-2 | IC FLEX 6000 FPGA 24K 256-FBGA |
| EPF6024ABI256-2 | IC FLEX 6000 FPGA 24K 256-BGA |
| AMM28DTBT | CONN EDGECARD 56POS R/A .156 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT6002A-4AC | 功能描述:FPGA - 现场可编程门阵列 6000 GATE - 4NS 144 RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| AT6002A-4AI | 功能描述:FPGA - 现场可编程门阵列 FPGA 6000 GATE 4NS IND TEMP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| AT6002ALV-4AC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
| AT6002LV-4AC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
| AT6002LV-4JC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays |
发布紧急采购，3分钟左右您将得到回复。