参数资料
型号: AT6005A-4AI
厂商: Atmel
文件页数: 23/28页
文件大小: 0K
描述: IC FPGA 15K GATE 4NS 144TQFP
标准包装: 90
系列: AT6000(LV)
逻辑元件/单元数: 3136
输入/输出数: 108
门数: 15000
电源电压: 4.5 V ~ 5.5 V
安装类型: 表面贴装
工作温度: -40°C ~ 85°C
封装/外壳: 144-TQFP
供应商设备封装: 144-TQFP(20x20)
其它名称: AT6005A4AI
AT6000(LV) Series
4
Each cell, in addition, provides the ability to route a signal
on a 90
° turn between the NS1 bus and EW1 bus and
between the NS2 bus and EW2 bus.
Express buses are not connected directly to cells, and thus
provide higher speeds. They are the fastest way to cover
long, straight-line distances within the array.
Each express bus is paired with a local bus, so there are
two express buses for every column and two express
buses for every row of cells.
Connective units, called repeaters, spaced every eight
cells, divide each bus, both local and express, into
segments spanning eight cells. Repeaters are aligned in
rows and columns thereby partitioning the array into 8 x 8
sectors of cells. Each repeater is associated with a
local/express pair, and on each side of the repeater are
connections to a local-bus segment and an express-bus
segment. The repeater can be programmed to provide any
one of twenty-one connecting functions. These functions
are symmetric with respect to both the two repeater sides
and the two types of buses.
Among the functions provided are the ability to:
Isolate bus segments from one another
Connect two local-bus segments
Connect two express-bus segments
Implement a local/express transfer
In all of these cases, each connection provides signal
regeneration and is thus unidirectional. For bidirectional
connections, the basic repeater function for the NS2 and
EW2 repeaters is augmented with a special programmable
connection allowing bidirectional communication between
local-bus segments. This option is primarily used to imple-
ment long, tristate buses.
The Cell Structure
The Atmel cell (Figure 4) is simple and small and yet
can be programmed to perform all the logic and wiring
functions needed to implement any digital circuit. Its four
sides are functionally identical, so each cell is completely
symmetrical.
Read/write access to the four local buses – NS1, EW1,
NS2 and EW2 – is controlled, in part, by four bidirectional
pass gates connected directly to the buses. To read a local
bus, the pass gate for that bus is turned on and the three-
input multiplexer is set accordingly. To write to a local bus,
the pass gate for that bus and the pass gate for the associ-
ated tristate driver are both turned on. The two-input
multiplexer supplying the control signal to the drivers per-
mits either: (1) active drive, or (2) dynamic tristating
controlled by the B input. Turning between L
NS1 and LEW1 or
between L
NS2 and LEW2 is accomplished by turning on the
two associated pass gates. The operations of reading, writ-
ing and turning are subject to the restriction that each bus
can be involved in no more than a single operation.
Figure 4. Cell Structure
相关PDF资料
PDF描述
AT6005A-4AC IC FPGA 15K GATE 4NS 144TQFP
AT6005A-2AI IC FPGA 2NS 144TQFP
AT6005A-2AC IC FPGA 15K GATE 2NS 144TQFP
AT6005-4QI IC FPGA 15K GATE 4NS 132BQFP
AT6005-4QC IC FPGA 15K GATE 4NS 132BQFP
相关代理商/技术参数
参数描述
AT6005A-4QC 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005A-4QI 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005ALV-4AC 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005ALV-4QC 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays
AT6005LV-4AC 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Coprocessor Field Programmable Gate Arrays