参数资料
| 型号： | AT80251G2D-SLSUM |
| 厂商： | Atmel |
| 文件页数： | 4/77页 |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU ROMLESS 44PLCC |
| 标准包装： | 972 |
| 系列： | 8x251 |
| 核心处理器： | C251 |
| 芯体尺寸： | 8/16-位 |
| 速度： | 24MHz |
| 连通性： | EBI/EMI，I²C，Microwire，SPI，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 32 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 1K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页当前第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页
12
AT/TSC8x251G2D
4135F–8051–11/06
compatibility with the C51 Architecture). When PC increments beyond the end of seg-
ment FE:, it continues at the reset address FF:0000h (linearity). When PC increments
beyond the end of segment 01:, it loops to the beginning of segment 00: (this prevents
from its going into the reserved area).
Data Memory
The TSC80251G2D derivatives implement 1 Kbyte of on-chip data RAM. Figure 5
shows the split of the internal and external data memory spaces. This memory is
mapped in the data space just over the 32 bytes of registers area (see TSC80251 Pro-
grammers’ Guide). Hence, the part of the on-chip RAM located from 20h to FFh is bit
addressable. This on-chip RAM is not accessible through the program/code memory
space.
F o r f a st er com put atio n w i th t he on- chip R O M / EPR O M cod e o f the
TSC83251G2D/TSC87251G2D, its upper 16 KB are also mapped in the upper part of
the region 00: if the On-Chip Code Memory Map configuration bit is cleared (EMAP# bit
in UCONFIG1 byte, see Figure ). However, if EA# is tied to a low level, the
TSC80251G2D derivative is running as a ROMless product and the code is actually
fetched in the corresponding external memory (i.e. the upper 16 KB of the lower 32 KB
of the segment FF:). If EMAP# bit is set, the on-chip ROM is not accessible through the
region 00:.
All the accesses to the portion of the data space with no on-chip memory mapped onto
are redirected to the external memory.
Figure 5.
Data Memory Mapping
On-chip ROM/EPROM
Code Memory
Data Segments
Data External
Memory Space
16 KB
EA# = 0
EA# = 1
32 KB
Reserved
64 KB
47 KB
FF:FFFFh
FF:8000h
FF:7FFFh
FF:0000h
FE:FFFFh
FE:0000h
FD:FFFFh
01:FFFFh
01:0000h
02:0000h
00:FFFFh
00:0420h
32 bytes reg.
RAM Data
1 Kbyte
16 KB
00:C000h
00:BFFFh
EMAP# = 1
EMAP# = 0
16 KB
64 KB
相关PDF资料 |
PDF描述 |
|---|---|
| AT80251G2D-SLSUL | IC 8051 MCU ROMLESS 44PLCC |
| 202516-1 | CONN HOUSING COAXI SKT 42POS BLK |
| 213522-1 | M-SERIES KIT 34P V.35 |
| 201310-1 | CONN HOUSING PLUG 75POS BLACK |
| 213685-1 | 34P PLUG KIT,M-SERIES,CC,JS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT804 | 制造商:POSEICO 制造商全称:POSEICO 功能描述:PHASE CONTROL THYRISTOR |
| AT804S12 | 制造商:n/a 功能描述:Thyristor |
| AT804S16 | 制造商:POSEICO 制造商全称:POSEICO 功能描述:PHASE CONTROL THYRISTOR |
| AT805-1.2KER | 制造商: 功能描述:600mA Ultra Low Dropout Regulator 制造商:undefined 功能描述:600mA Ultra Low Dropout Regulator |
| AT805-3.3KER | 制造商: 功能描述:600mA Ultra Low Dropout Regulator 制造商:undefined 功能描述:600mA Ultra Low Dropout Regulator |
发布紧急采购，3分钟左右您将得到回复。